ADS5294

ACTIVO

Convertidor analógico a digital (ADC) de ocho canales, 14 bits y 80 MSPS

Detalles del producto

Sample rate (max) (Msps) 80 Resolution (Bits) 12, 14 Number of input channels 8 Interface type Serial LVDS Analog input BW (MHz) 550 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 2 Power consumption (typ) (mW) 464 Architecture Pipeline SNR (dB) 78.2 ENOB (Bits) 12.2 SFDR (dB) 84 Operating temperature range (°C) -40 to 85 Input buffer No
Sample rate (max) (Msps) 80 Resolution (Bits) 12, 14 Number of input channels 8 Interface type Serial LVDS Analog input BW (MHz) 550 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 2 Power consumption (typ) (mW) 464 Architecture Pipeline SNR (dB) 78.2 ENOB (Bits) 12.2 SFDR (dB) 84 Operating temperature range (°C) -40 to 85 Input buffer No
HTQFP (PFP) 80 196 mm² (14 mm × 14 mm)
  • Maximum Sample Rate: 80 MSPS/14-Bit
  • High Signal-to-Noise Ratio
    • 75.5-dBFS SNR at 5 MHz / 80 MSPS
    • 78.2-dBFS SNR at 5 MHz / 80 MSPS and Decimation Filter Enabled
    • 84-dBc SFDR at 5 MHz / 80 MSPS
  • Low Power Consumption
    • 58 mW/CH at 50 MSPS
    • 77 mW/CH at 80 MSPS (2-LVDS Wire Per Channel)
  • Digital Processing Block
    • Programmable FIR Decimation Filter and Oversampling to Minimize Harmonic Interference
    • Programmable IIR High-Pass Filter to Minimize DC Offset
    • Programmable Digital Gain: 0 dB to 12 dB
    • 2-Channel or 4-Channel Averaging
  • Flexible Serialized LVDS Outputs:
    • One or Two Wires of LVDS Output Lines Per Channel Depending on ADC Sampling Rate
    • Programmable Mapping Between ADC Input Channels and LVDS Output Pins-Eases Board Design
    • Variety of Test Patterns to Verify Data Capture by FPGA/Receiver
  • Internal and External References
  • 1.8-V Operation for Low Power Consumption
  • Low-Frequency Noise Suppression
  • Recovery From 6-dB Overload Within 1 Clock Cycle
  • Package: 12-mm × 12-mm 80-Pin QFP
  • Maximum Sample Rate: 80 MSPS/14-Bit
  • High Signal-to-Noise Ratio
    • 75.5-dBFS SNR at 5 MHz / 80 MSPS
    • 78.2-dBFS SNR at 5 MHz / 80 MSPS and Decimation Filter Enabled
    • 84-dBc SFDR at 5 MHz / 80 MSPS
  • Low Power Consumption
    • 58 mW/CH at 50 MSPS
    • 77 mW/CH at 80 MSPS (2-LVDS Wire Per Channel)
  • Digital Processing Block
    • Programmable FIR Decimation Filter and Oversampling to Minimize Harmonic Interference
    • Programmable IIR High-Pass Filter to Minimize DC Offset
    • Programmable Digital Gain: 0 dB to 12 dB
    • 2-Channel or 4-Channel Averaging
  • Flexible Serialized LVDS Outputs:
    • One or Two Wires of LVDS Output Lines Per Channel Depending on ADC Sampling Rate
    • Programmable Mapping Between ADC Input Channels and LVDS Output Pins-Eases Board Design
    • Variety of Test Patterns to Verify Data Capture by FPGA/Receiver
  • Internal and External References
  • 1.8-V Operation for Low Power Consumption
  • Low-Frequency Noise Suppression
  • Recovery From 6-dB Overload Within 1 Clock Cycle
  • Package: 12-mm × 12-mm 80-Pin QFP

The ADS5294 is a low-power 80-MSPS 8-Channel ADC that uses CMOS process technology and innovative circuit techniques. Low power consumption, high SNR, low SFDR, and consistent overload recovery allow users to design high-performance systems.

The digital processing block of the ADS5294 integrates several commonly used digital functions for improving system performance. The device includes a digital filter module that has built-in decimation filters (with lowpass, highpass and bandpass characteristics). The decimation rate is also programmable (by 2, by 4, or by 8). This rate is useful for narrow-band applications, where the filters are used to conveniently improve SNR and knock-off harmonics, while at the same time reducing the output data rate. The device includes an averaging mode where two channels (or even four channels) are averaged to improve SNR.

Serial LVDS outputs reduce the number of interface lines and enable the highest system integration. The digital data from each channel ADC is output over one or two wires of LVDS output lines depending on the ADC sampling rate. This 2-wire interface maintains a low serial-data rate, allowing low-cost FPGA-based receivers to be used even at a high sample rate. The ADC resolution is programmed to 12-bit or 14-bit through registers. A unique feature is the programmable-mapping module that allows flexible mapping between the input channels and the LVDS output pins. This module greatly reduces the complexity of LVDS-output routing, and by reducing the number of PCB layers, potentially results in cheaper system boards.

The device integrates an internal reference trimmed to accurately match across devices. Internal reference mode achieves the best performance. External references can also drive the device.

The device is available in a 12-mm × 12-mm 80-pin QFP package. The device is specified over a –40°C to 85°C operating temperature range. ADS5294 is completely pin-to-pin and register compatible to ADS5292.

The ADS5294 is a low-power 80-MSPS 8-Channel ADC that uses CMOS process technology and innovative circuit techniques. Low power consumption, high SNR, low SFDR, and consistent overload recovery allow users to design high-performance systems.

The digital processing block of the ADS5294 integrates several commonly used digital functions for improving system performance. The device includes a digital filter module that has built-in decimation filters (with lowpass, highpass and bandpass characteristics). The decimation rate is also programmable (by 2, by 4, or by 8). This rate is useful for narrow-band applications, where the filters are used to conveniently improve SNR and knock-off harmonics, while at the same time reducing the output data rate. The device includes an averaging mode where two channels (or even four channels) are averaged to improve SNR.

Serial LVDS outputs reduce the number of interface lines and enable the highest system integration. The digital data from each channel ADC is output over one or two wires of LVDS output lines depending on the ADC sampling rate. This 2-wire interface maintains a low serial-data rate, allowing low-cost FPGA-based receivers to be used even at a high sample rate. The ADC resolution is programmed to 12-bit or 14-bit through registers. A unique feature is the programmable-mapping module that allows flexible mapping between the input channels and the LVDS output pins. This module greatly reduces the complexity of LVDS-output routing, and by reducing the number of PCB layers, potentially results in cheaper system boards.

The device integrates an internal reference trimmed to accurately match across devices. Internal reference mode achieves the best performance. External references can also drive the device.

The device is available in a 12-mm × 12-mm 80-pin QFP package. The device is specified over a –40°C to 85°C operating temperature range. ADS5294 is completely pin-to-pin and register compatible to ADS5292.

Descargar Ver vídeo con transcripción Video

Documentación técnica

No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 5
Documentación principal Tipo Título Opciones de formato Descargar la versión más reciente en inglés Fecha
* Hoja de datos Octal-Channel 14-Bit 80-MSPS High-SNR and Low-Power ADC datasheet (Rev. E) 23/04/2018
Nota sobre la aplicación High Speed ADCs and Amplifiers for Flow Cytometry Applications 12/10/2020
Nota sobre la aplicación Design Considerations for Avoiding Timing Errors during High-Speed ADC, LVDS Dat (Rev. A) 22/05/2015
Nota sobre la aplicación Why Use Oversampling when Undersampling Can Do the Job? (Rev. A) 19/07/2013
Nota sobre la aplicación Understanding Serial LVDS Capture in High-Speed ADCs 10/07/2013

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Placa de evaluación

ADS5294EVM — Módulo de evaluación ADS5294

El EVM ADS5294 proporciona un entorno flexible para probar el ADS5294 bajo una variedad de condiciones de reloj y entrada. Este EVM permite a los clientes diseñar sus propios filtros, rellenar el EVM con los componentes correspondientes y verificar el rendimiento en el propio EVM.

Tenga en cuenta (...)

Guía del usuario: PDF
Productos y hardware compatibles
En inventario
Límite:
??asset.out-of-stock-ti_es_MX??
No disponible
GUI para el módulo de evaluación (EVM)

SLAC509 — ADS5294EVM GUI Installer

Productos y hardware compatibles
Modelo de simulación

ADS5294 IBIS Model

SLAM122.ZIP (14 KB) - Modelo IBIS
Productos y hardware compatibles
Herramienta de cálculo

ANALOG-ENGINEER-CALC — PC software analog engineer's calculator

La calculadora del ingeniero analógico está diseñada para acelerar muchos de los cálculos repetitivos que los ingenieros de diseño de circuitos analógicos utilizan de forma habitual. Esta herramienta para PC proporciona una interfaz gráfica con una lista de varios cálculos comunes que van desde el (...)

Productos y hardware compatibles
Encapsulado Pines Símbolos CAD, huellas y modelos 3D
HTQFP (PFP) 80 Ultra Librarian

Pedidos y calidad

Los productos recomendados pueden tener parámetros, módulos de evaluación o diseños de referencia relacionados con este producto de TI.

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

Si tiene alguna pregunta sobre calidad, encapsulados o pedido de productos de TI, consulte el servicio de asistencia de TI. ​​​​​​​​​​​​​​

Videos