ADS58J89

ACTIVO

CI de retroalimentación y receptor de cuatro canales y 500 MSPS

Detalles del producto

Number of input channels 4 Resolution (Bits) 14 Sample rate (max) (Msps) 500 Features Decimating Filter, Differential Inputs, High Dynamic Range, Nap Mode, Out of Range Indicator, Power Down Analog input BW (MHz) 900 Power consumption (typ) (mW) 3270 Operating temperature range (°C) -40 to 85 Rating Catalog
Number of input channels 4 Resolution (Bits) 14 Sample rate (max) (Msps) 500 Features Decimating Filter, Differential Inputs, High Dynamic Range, Nap Mode, Out of Range Indicator, Power Down Analog input BW (MHz) 900 Power consumption (typ) (mW) 3270 Operating temperature range (°C) -40 to 85 Rating Catalog
VQFN (RGC) 64 81 mm² (9 mm × 9 mm)
  • 4-Ch, 14-Bit 500MSPS With Digital Signal Processing
  • Power Amplifier Linearization (Feedback) Modes
    • 14-Bits Every Other Sample at 250MSPS
    • Programmable Resolution vs Duty Cycle
      • Duty Cycle 3:2 (60% 11-Bit, 40% 9-Bit)
      • Duty Cycle 2:3 (40% 12-Bit, 60% 9-Bit)
      • Duty Cycle 1:3 (25% 14-Bit, 75% 9-Bit)
  • Traffic Receiver Modes
    • 14-Bit 250MSPS: Decimate by 2 Filter, High/Low Pass
    • 9-Bit SNR-Boost Filter (150-MHz Max Bandwidth)
    • 9-to-14-Bit TDD Burst (200-MHz Max Bandwidth)
  • Flexible Input Clock Buffer With Divide by 1/2/4
  • JESD204B Digital Interface up to 5.0Gbps
    • 1 or 2 Lanes per Channel, With Subclass 1
  • 64-Pin VQFN Package (9 × 9 mm)
  • 4-Ch, 14-Bit 500MSPS With Digital Signal Processing
  • Power Amplifier Linearization (Feedback) Modes
    • 14-Bits Every Other Sample at 250MSPS
    • Programmable Resolution vs Duty Cycle
      • Duty Cycle 3:2 (60% 11-Bit, 40% 9-Bit)
      • Duty Cycle 2:3 (40% 12-Bit, 60% 9-Bit)
      • Duty Cycle 1:3 (25% 14-Bit, 75% 9-Bit)
  • Traffic Receiver Modes
    • 14-Bit 250MSPS: Decimate by 2 Filter, High/Low Pass
    • 9-Bit SNR-Boost Filter (150-MHz Max Bandwidth)
    • 9-to-14-Bit TDD Burst (200-MHz Max Bandwidth)
  • Flexible Input Clock Buffer With Divide by 1/2/4
  • JESD204B Digital Interface up to 5.0Gbps
    • 1 or 2 Lanes per Channel, With Subclass 1
  • 64-Pin VQFN Package (9 × 9 mm)

The ADS58J89 is a high-linearity, quad-channel, 14-bit, 250/500-MSPS IF (intermediate frequency) receiver. The four channels contain 500MSPS 14-bit ADCs followed by signal processing for wireless infrastructure systems. The channels can be configured in various modes depending on bandwidth, resolution and sample time requirements. The signal processing block contains selectable modes for decimation filters, SNR Boost filters, resolution versus time and time-division duplex (TDD) burst mode. Designed for high antenna count systems, the 4 channels provides high bandwidth and linearity to multi-channel receivers in a small footprint. The device can be dual function as traffic receiver and power amplifier linearization feedback path in TDD systems.

Key Specifications:

  • Power Dissipation: 875 mW/ch
  • Input Bandwidth (3dB): 900 MHz
  • Aperture Jitter: 98 fs rms
  • Channel Isolation: 85 dB
  • Performance at in = 170 MHz at 1.25 Vpp,
    –1 dBFS
    • SNR: 65.8 dBFS
    • SFDR: 85 dBc HD2,3 95 dBFS non HD2,3

The ADS58J89 is a high-linearity, quad-channel, 14-bit, 250/500-MSPS IF (intermediate frequency) receiver. The four channels contain 500MSPS 14-bit ADCs followed by signal processing for wireless infrastructure systems. The channels can be configured in various modes depending on bandwidth, resolution and sample time requirements. The signal processing block contains selectable modes for decimation filters, SNR Boost filters, resolution versus time and time-division duplex (TDD) burst mode. Designed for high antenna count systems, the 4 channels provides high bandwidth and linearity to multi-channel receivers in a small footprint. The device can be dual function as traffic receiver and power amplifier linearization feedback path in TDD systems.

Key Specifications:

  • Power Dissipation: 875 mW/ch
  • Input Bandwidth (3dB): 900 MHz
  • Aperture Jitter: 98 fs rms
  • Channel Isolation: 85 dB
  • Performance at in = 170 MHz at 1.25 Vpp,
    –1 dBFS
    • SNR: 65.8 dBFS
    • SFDR: 85 dBc HD2,3 95 dBFS non HD2,3

Descargar Ver vídeo con transcripción Video

Documentación técnica

No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 1
Documentación principal Tipo Título Opciones de formato Descargar la versión más reciente en inglés Fecha
* Hoja de datos ADS58J89 Quad Channel 14-Bit 250/500 MSPS Receiver and Feedback IC datasheet PDF | HTML 24/11/2014

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

GUI para el módulo de evaluación (EVM)

SLAC506 — ADS58J89 EVM SPI GUI Installer v1.1

Productos y hardware compatibles
Modelo de simulación

ADS54J54 and ADS58J89 IBIS Model

SBAM247.ZIP (31 KB) - Modelo IBIS
Productos y hardware compatibles
Herramienta de cálculo

ANALOG-ENGINEER-CALC — PC software analog engineer's calculator

La calculadora del ingeniero analógico está diseñada para acelerar muchos de los cálculos repetitivos que los ingenieros de diseño de circuitos analógicos utilizan de forma habitual. Esta herramienta para PC proporciona una interfaz gráfica con una lista de varios cálculos comunes que van desde el (...)

Productos y hardware compatibles
Encapsulado Pines Símbolos CAD, huellas y modelos 3D
VQFN (RGC) 64 Ultra Librarian

Pedidos y calidad

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

Si tiene alguna pregunta sobre calidad, encapsulados o pedido de productos de TI, consulte el servicio de asistencia de TI. ​​​​​​​​​​​​​​

Videos