ADS62P29

ACTIVO

Convertidor analógico a digital (ADC) de dos canales, 12 bits y 250 MSPS

Haga su pedido ahora

Hoja de datos

document-pdfAcrobat Dual Channel 14-/12-Bit, 250/210 MSPS ADC with DDR LVDS & Parallel CMOS Outputs datasheet (Rev. B) (Inglés)

Guías de usuario

document-pdfAcrobat
Interfacing Altera FPGAs to ADS4249 and DAC3482 (TIDA-00069 Reference Guide) (Inglés)

ADS62P29

ACTIVO

Haga su pedido ahora

Detalles del producto

Sample rate (max) (Msps)

250

Resolution (Bits)

12

Number of input channels

2

Interface type

DDR LVDS, Parallel CMOS

Analog input BW (MHz)

700

Features

High Performance

Rating

Catalog

Peak-to-peak input voltage range (V)

2

Power consumption (typ) (mW)

1250

Architecture

Pipeline

SNR (dB)

70.7

ENOB (Bits)

11

SFDR (dB)

98

Operating temperature range (°C)

-40 to 85

Input buffer

No

Sample rate (max) (Msps)

250

Resolution (Bits)

12

Number of input channels

2

Interface type

DDR LVDS, Parallel CMOS

Analog input BW (MHz)

700

Features

High Performance

Rating

Catalog

Peak-to-peak input voltage range (V)

2

Power consumption (typ) (mW)

1250

Architecture

Pipeline

SNR (dB)

70.7

ENOB (Bits)

11

SFDR (dB)

98

Operating temperature range (°C)

-40 to 85

Input buffer

No

VQFN (RGC)

64

81 mm² (9 mm × 9 mm)

Maximum Sample Rate: 250 MSPS
14-Bit Resolution – ADS62P49/ADS62P48
12-Bit Resolution – ADS62P29/ADS62P28
Total Power: 1.25 W at 250 MSPS
Double Data Rate (DDR) LVDS and Parallel CMOS Output Options
Programmable Gain up to 6dB for SNR/SFDR Trade-Off
DC Offset Correction
90dB Cross-Talk
Supports Input Clock Amplitude Down to 400 mV_PP Differential
Internal and External Reference Support
64-QFN Package (9 mm × 9 mm)

Maximum Sample Rate: 250 MSPS
14-Bit Resolution – ADS62P49/ADS62P48
12-Bit Resolution – ADS62P29/ADS62P28
Total Power: 1.25 W at 250 MSPS
Double Data Rate (DDR) LVDS and Parallel CMOS Output Options
Programmable Gain up to 6dB for SNR/SFDR Trade-Off
DC Offset Correction
90dB Cross-Talk
Supports Input Clock Amplitude Down to 400 mV_PP Differential
Internal and External Reference Support
64-QFN Package (9 mm × 9 mm)

The ADS62Px9/x8 is a family of dual channel 14-bit and 12-bit A/D converters with sampling rates up to 250 MSPS. It combines high dynamic performance and low power consumption in a compact 64 QFN package. This makes it well-suited for multi-carrier, wide band-width communications applications.

The ADS62Px9/x8 has gain options that can be used to improve SFDR performance at lower full-scale input ranges. It includes a dc offset correction loop that can be used to cancel the ADC offset. Both DDR LVDS (Double Data Rate) and parallel CMOS digital output interfaces are available.

It includes internal references while the traditional reference pins and associated decoupling capacitors have been eliminated. Nevertheless, the device can also be driven with an external reference. The device is specified over the industrial temperature range (–40°C to 85°C).

The ADS62Px9/x8 is a family of dual channel 14-bit and 12-bit A/D converters with sampling rates up to 250 MSPS. It combines high dynamic performance and low power consumption in a compact 64 QFN package. This makes it well-suited for multi-carrier, wide band-width communications applications.

The ADS62Px9/x8 has gain options that can be used to improve SFDR performance at lower full-scale input ranges. It includes a dc offset correction loop that can be used to cancel the ADC offset. Both DDR LVDS (Double Data Rate) and parallel CMOS digital output interfaces are available.

It includes internal references while the traditional reference pins and associated decoupling capacitors have been eliminated. Nevertheless, the device can also be driven with an external reference. The device is specified over the industrial temperature range (–40°C to 85°C).

filter

Buscar otro/a ADC de alta velocidad (≥ 10 MSPS)

Descargar Ver vídeo con transcripción Video

Productos similares que pueden interesarle

open-in-new

Comparar alternativas

Pin por pin con la misma funcionalidad que el dispositivo comparado

ADS62P49

ACTIVO

Convertidor analógico a digital (ADC) de dos canales, 14 bits y 250 MSPS Pin-for-pin 14-bit upgrade

ADS62P19

ACTIVO

Convertidor analógico a digital (ADC) de dos canales, 11 bits y 250 MSPS This product is a lower priced, pin-to-pin 11-bit ADC

Documentación técnica

No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.

Ver todo 11

Documentación principal	Tipo	Título
*	Hoja de datos	Dual Channel 14-/12-Bit, 250/210 MSPS ADC with DDR LVDS & Parallel CMOS Outputs datasheet (Rev. B)	4/01/2011
*	Guía del usuario	Interfacing Altera FPGAs to ADS4249 and DAC3482 (TIDA-00069 Reference Guide)	10/07/2012
	Nota sobre la aplicación	Design Considerations for Avoiding Timing Errors during High-Speed ADC, LVDS Dat (Rev. A)	22/05/2015
	Nota sobre la aplicación	Why Use Oversampling when Undersampling Can Do the Job? (Rev. A)	19/07/2013
	Guía del usuario	TSW4200 Demonstration Kit User's Guide (Rev. C)	31/10/2012
	Nota sobre la aplicación	Driving High-Speed ADCs: Circuit Topologies and System-Level Parameters (Rev. A)	10/09/2010
	Nota sobre la aplicación	Smart Selection of ADC/DAC Enables Better Design of Software-Defined Radio	28/04/2009
	Nota sobre la aplicación	CDCE62005 as Clock Solution for High-Speed ADCs	4/09/2008
	Nota sobre la aplicación	CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters	8/06/2008
	Nota sobre la aplicación	Phase Noise Performance and Jitter Cleaning Ability of CDCE72010	2/06/2008
	Nota sobre la aplicación	QFN Layout Guidelines	28/07/2006

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

GUI para el módulo de evaluación (EVM)

DATACONVERTERPRO-SW — Instalador de interfaz gráfica de usuario (GUI) profesional de convertidor de datos de alta velocidad, v5.31

Esta interfaz gráfica de usuario (GUI) de convertidor de datos de alta velocidad pro es un programa para PC (compatible con Windows® XP/7/10) que está diseñado para ayudar en la evaluación de la mayoría de los convertidores de datos de alta velocidad (convertidor de señal analógica a digital [ADC] (...)