CD4023B-MIL

ACTIVO

Puerta NAND triple de 3 entradas CMOS

Haga su pedido ahora

Hoja de datos

document-pdfAcrobat CD4011B, CD4012B, CD4023B TYPES datasheet (Rev. D) (Inglés)

CD4023B-MIL

ACTIVO

Haga su pedido ahora

Detalles del producto

Technology family

CD4000

IOL (max) (mA)

1.5

IOH (max) (mA)

-1.5

Input type

Standard CMOS

Output type

Push-Pull

Rating

Military

Operating temperature range (°C)

-55 to 125

Technology family

CD4000

IOL (max) (mA)

1.5

IOH (max) (mA)

-1.5

Input type

Standard CMOS

Output type

Push-Pull

Rating

Military

Operating temperature range (°C)

-55 to 125

CDIP (J)

14

130.4652 mm² (— mm × — mm)

Propagation delay time = 60 ns (typ.) at C_L = 50 pF, V_DD = 10 V
Buffered inputs and outputs
Standardized symmetrical output characteristics
Maximum input current of 1 µA at 18 V over-full package temperature range; 100 nA at 18 V and 25°C
100% tested for quiescent current at 20 V
5-V, 10-V, and 15-V parametric ratings
Noise margin (over full package temperature range:
    1 V at V_DD = 5 V
    2 V at V_DD = 10 V
    2.5 at V_DD = 15 V
Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of "B" Series CMOS Devices"

Quad 2 Input—CD4011B
Dual 4 Input—CD4012B
Triple 3 Input—CD4023B
Data sheet acquired from Harris Semiconductor.

Propagation delay time = 60 ns (typ.) at C_L = 50 pF, V_DD = 10 V
Buffered inputs and outputs
Standardized symmetrical output characteristics
Maximum input current of 1 µA at 18 V over-full package temperature range; 100 nA at 18 V and 25°C
100% tested for quiescent current at 20 V
5-V, 10-V, and 15-V parametric ratings
Noise margin (over full package temperature range:
    1 V at V_DD = 5 V
    2 V at V_DD = 10 V
    2.5 at V_DD = 15 V
Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of "B" Series CMOS Devices"

Quad 2 Input—CD4011B
Dual 4 Input—CD4012B
Triple 3 Input—CD4023B
Data sheet acquired from Harris Semiconductor.

CD4011B, CD4012B, and CD4023B NAND gates provide the system designer with direct implementation of the NAND function and supplement the existing family of CMOS gates. All inputs and outputs are buffered.

The CD4011B, CD4012B, and CD4023B types are supplied in 14-lead hermetic dual-in-line ceramic packages (F3A suffix), 14-lead dual-in-line plastic packages (E suffix), 14-lead small-outline packages (M, MT, M96, and NSR suffixes), and 14-lead thin shrink small-outline packages (PWR suffix). The CD4011B and CD4023B types also are supplied in 14-lead thin shrink small-outline packages (PW suffix).

CD4011B, CD4012B, and CD4023B NAND gates provide the system designer with direct implementation of the NAND function and supplement the existing family of CMOS gates. All inputs and outputs are buffered.

The CD4011B, CD4012B, and CD4023B types are supplied in 14-lead hermetic dual-in-line ceramic packages (F3A suffix), 14-lead dual-in-line plastic packages (E suffix), 14-lead small-outline packages (M, MT, M96, and NSR suffixes), and 14-lead thin shrink small-outline packages (PWR suffix). The CD4011B and CD4023B types also are supplied in 14-lead thin shrink small-outline packages (PW suffix).

filter

Buscar otro/a Puertas NAND

Descargar

Otros dispositivos y hoja de datos

También se pueden encontrar otras variantes del dispositivo en la página del producto CD4023B

Esta hoja de datos se aplica tanto a CD4023B como a CD4023B-MIL

Documentación técnica

No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.

Ver todo 1

Documentación principal	Tipo	Título	Opciones de formato	Descargar la versión más reciente en inglés		Fecha
*	Hoja de datos	CD4011B, CD4012B, CD4023B TYPES datasheet (Rev. D)			21/08/2003

CD4023B-MIL

Puerta NAND triple de 3 entradas CMOS

CD4023B-MIL

Detalles del producto

Otros dispositivos y hoja de datos

Documentación técnica

Pedidos y calidad

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI