These devices contain two independent J-K negative-edge-triggered
flip-flops. A low level at the preset (
) or clear (
) inputs sets or resets the
outputs, regardless of the levels of the other inputs. When and are inactive (high), data at the J
and K inputs meeting the setup-time requirements is transferred to
the outputs on the negative-going edge of the clock pulse (CLK).
Clock triggering occurs at a voltage level and is not directly
related to the fall time of the clock pulse. Following the hold-time
interval, data at the J and K inputs may be changed without affecting
the levels at the outputs. These versatile flip-flops can perform as
toggle flip-flops by tying J and K high.
The SN54ALS112A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS112A is characterized for operation from 0°C to 70°C.
| Documentación principal | Tipo | Título | Opciones de formato | Descargar la versión más reciente en inglés | Fecha |
|---|---|---|---|---|---|
| * | Hoja de datos | Dual J-K Negative-Edge-Triggered Flip-Flops With Clear And Preset datasheet (Rev. A) | 1/12/1994 | ||
| * | SMD | SN54ALS112A SMD 8400002EA | 21/06/2016 |
El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.
Si tiene alguna pregunta sobre calidad, encapsulados o pedido de productos de TI, consulte el servicio de asistencia de TI.