SN74AVCH2T45

ACTIVO

Transceptor de bus de alimentación doble de 2 bits con traducción de tensión configurable y salidas

Se encuentra disponible una versión más nueva de este producto

open-in-new Comparar alternativas
Reemplazo con funcionalidad mejorada del dispositivo comparado
SN74AXCH2T45 ACTIVO Transceptor de bus de alimentación doble AXC de 2 bits de 0.65 V a 3.6 V con retención de bus Pin-to-pin upgrade with a wider voltage range and improved performance

Detalles del producto

Bits (#) 2 Data rate (max) (Mbps) 500 Topology Push-Pull Vin (min) (V) 1.2 Vin (max) (V) 3.6 Vout (min) (V) 1.2 Vout (max) (V) 3.6 Applications GPIO, I2S Features Bus-hold, Overvoltage tolerant inputs, Partial power down (Ioff) Prop delay (ns) 6.6 Technology family AVC Supply current (max) (mA) 0.02 Rating Catalog Operating temperature range (°C) -40 to 85
Bits (#) 2 Data rate (max) (Mbps) 500 Topology Push-Pull Vin (min) (V) 1.2 Vin (max) (V) 3.6 Vout (min) (V) 1.2 Vout (max) (V) 3.6 Applications GPIO, I2S Features Bus-hold, Overvoltage tolerant inputs, Partial power down (Ioff) Prop delay (ns) 6.6 Technology family AVC Supply current (max) (mA) 0.02 Rating Catalog Operating temperature range (°C) -40 to 85
SSOP (DCT) 8 11.8 mm² (2.95 mm × 4 mm) VSSOP (DCU) 8 6.2 mm² (2 mm × 3.1 mm) DSBGA (YZP) 8 2.8125 mm² (— mm × — mm)
  • Available in the Texas Instruments NanoFree™ Package
  • VCC Isolation
  • 2-Rail Design
  • I/Os are 4.6V Tolerant
  • Partial Power-Down-Mode Operation
  • Bus Hold on Data Inputs
  • Maximum Data Rates
    • 500Mbps (1.8V to 3.3V)
    • 320Mbps (< 1.8V to 3.3V)
    • 320Mbps (Level-Shifting to 2.5V or 1.8V)
    • 280Mbps (Level-Shifting to 1.5V)
    • 240Mbps (Level-Shifting to 1.2V)
  • Latch-Up Performance Exceeds 100mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
  • Available in the Texas Instruments NanoFree™ Package
  • VCC Isolation
  • 2-Rail Design
  • I/Os are 4.6V Tolerant
  • Partial Power-Down-Mode Operation
  • Bus Hold on Data Inputs
  • Maximum Data Rates
    • 500Mbps (1.8V to 3.3V)
    • 320Mbps (< 1.8V to 3.3V)
    • 320Mbps (Level-Shifting to 2.5V or 1.8V)
    • 280Mbps (Level-Shifting to 1.5V)
    • 240Mbps (Level-Shifting to 1.2V)
  • Latch-Up Performance Exceeds 100mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22

This 2-bit non-inverting bus transceiver uses two separate configurable power-supply rails. The A ports are designed to track VCCA and accepts any supply voltage from 1.2V to 3.6V. The B ports are designed to track VCCB and accepts any supply voltage from 1.2V to 3.6V. This allows for universal low-voltage bidirectional translation and level-shifting between any of the 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V voltage nodes.

The SN74AVCH2T45 is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR pin) input activate either the B-port outputs or the A-port outputs. The device transmits data from the A bus to the B bus when the B-port outputs are activated and from the B bus to the A bus when the A-port outputs are activated. The SN74AVCH2T45 features active bus-hold circuitry, which holds unused or un-driven inputs at a valid logic state. TI does not recommend using pull-up or pull-down resistors with the bus-hold circuitry.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The VCC isolation feature ensures that if either VCC input is at GND, then both outputs are in the high-impedance state. The bus-hold circuitry on the powered-up side always stays active.

Active bus-hold circuitry holds unused or un-driven inputs at a valid logic state. NanoFree package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This 2-bit non-inverting bus transceiver uses two separate configurable power-supply rails. The A ports are designed to track VCCA and accepts any supply voltage from 1.2V to 3.6V. The B ports are designed to track VCCB and accepts any supply voltage from 1.2V to 3.6V. This allows for universal low-voltage bidirectional translation and level-shifting between any of the 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V voltage nodes.

The SN74AVCH2T45 is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR pin) input activate either the B-port outputs or the A-port outputs. The device transmits data from the A bus to the B bus when the B-port outputs are activated and from the B bus to the A bus when the A-port outputs are activated. The SN74AVCH2T45 features active bus-hold circuitry, which holds unused or un-driven inputs at a valid logic state. TI does not recommend using pull-up or pull-down resistors with the bus-hold circuitry.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The VCC isolation feature ensures that if either VCC input is at GND, then both outputs are in the high-impedance state. The bus-hold circuitry on the powered-up side always stays active.

Active bus-hold circuitry holds unused or un-driven inputs at a valid logic state. NanoFree package technology is a major breakthrough in IC packaging concepts, using the die as the package.

Descargar Ver vídeo con transcripción Video

Documentación técnica

No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 5
Documentación principal Tipo Título Opciones de formato Descargar la versión más reciente en inglés Fecha
* Hoja de datos SN74AVCH2T45 2-Bit, 2-Supply, Bus Transceiver with Configurable Level-Shifting and Translation and 3-State Outputs datasheet (Rev. I) PDF | HTML 11/02/2025
Nota sobre la aplicación Schematic Checklist - A Guide to Designing With Fixed or Direction Control Translators PDF | HTML 2/10/2024
Nota sobre la aplicación Schematic Checklist - A Guide to Designing with Auto-Bidirectional Translators PDF | HTML 12/07/2024
Nota sobre la aplicación Understanding Transient Drive Strength vs. DC Drive Strength in Level-Shifters (Rev. A) PDF | HTML 3/07/2024
Guía de selección Voltage Translation Buying Guide (Rev. A) 15/04/2021

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Placa de evaluación

5-8-LOGIC-EVM — Módulo de evaluación de lógico genérico para encapsulados DCK, DCT, DCU, DRL y DBV,de 5- a 8-pines

EVM flexible diseñado para admitir cualquier dispositivo que tenga un encapsulado DCK, DCT, DCU, DRL o DBV y entre 5 y 8 pines.
Guía del usuario: PDF
Productos y hardware compatibles
En inventario
Límite:
??asset.out-of-stock-ti_es_MX??
No disponible
Placa de evaluación

AVCLVCDIRCNTRL-EVM — EVM genérico para dispositivo de traducción bidireccional controlado por dirección compatible con AV

El módulo de evaluación genérico está diseñado para admitir dispositivos de conversión controlados por dirección de semiconductor de óxido metálico complementario de baja tensión y AVC de uno, dos, cuatro y ocho canales. También es compatible con la retención de bus y los dispositivos de automoción (...)

Guía del usuario: PDF
Productos y hardware compatibles
En inventario
Límite:
??asset.out-of-stock-ti_es_MX??
No disponible
Modelo de simulación

SN74AVCH2T45 IBIS Model (Rev. B)

SCEM433 (345 KB) - Modelo IBIS
Productos y hardware compatibles
Encapsulado Pines Símbolos CAD, huellas y modelos 3D
SSOP (DCT) 8 Ultra Librarian
VSSOP (DCU) 8 Ultra Librarian
DSBGA (YZP) 8 Ultra Librarian

Pedidos y calidad

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

Si tiene alguna pregunta sobre calidad, encapsulados o pedido de productos de TI, consulte el servicio de asistencia de TI. ​​​​​​​​​​​​​​

Videos