SN54ABT125
- Typical VOLP (Output Ground Bounce)
<1 V at VCC = 5 V, TA = 25°C - High-Drive Outputs (32-mA IOH, 64-mA IOL)
- Ioff and Power-Up 3-State Support Hot Insertion
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
The ABT125 quadruple bus buffer gates feature independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE)\ input is high.
These devices are fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.
To ensure the high-impedance state during power up or power down, OE\ should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
お客様が関心を持ちそうな類似品
比較対象デバイスと類似の機能。
技術資料
| 上位の文書 | タイプ | タイトル | フォーマットオプション | 最新の英語版をダウンロード | 日付 | |
|---|---|---|---|---|---|---|
| * | データシート | SN54ABT125, SN74ABT125 データシート (Rev. I) | 2002/10/30 | |||
| * | SMD | SN54ABT125 SMD 5962-96768 | 2016/06/21 |
設計と開発
その他のアイテムや必要なリソースを参照するには、以下のタイトルをクリックして詳細ページをご覧ください。
| パッケージ | ピン数 | CAD シンボル、フットプリント、および 3D モデル |
|---|---|---|
| CFP (W) | 14 | Ultra Librarian |
| CDIP (J) | 14 | Ultra Librarian |
| LCCC (FK) | 20 | Ultra Librarian |