SN74CB3T3383
- Output Voltage Translation Tracks VCC
- Supports Mixed-Mode Signal Operation On All Data I/O Ports
- 5-V Input Down To 3.3-V Output Level Shift With 3.3-V VCC
- 5-V/3.3-V Input Down To 2.5-V Output Level Shift With 2.5-V VCC
- 5-V-Tolerant I/Os With Device Powered-Up or Powered-Down
- Bidirectional Data Flow, With Near-Zero Propagation Delay
- Low ON-State Resistance (ron) Characteristics (ron = 5
Typical) - Low Input/Output Capacitance Minimizes Loading (Cio(OFF) = 8 pF Typical)
- Data and Control Inputs Provide Undershoot Clamp Diodes
- Low Power Consumption (ICC = 20 µA Max)
- VCC Operating Range From 2.3 V to 3.6 V
- Data I/Os Support 0 to 5-V Signaling Levels (0.8-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, 5-V)
- Control Inputs Can Be Driven by TTL or 5-V/3.3-V CMOS Outputs
- Ioff Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Performance Tested Per JESD 22
- 2000-V Human-Body Model (A114-B, Class II)
- 1000-V Charged-Device Model (C101)
- Supports Digital Applications: Level Translation, Memory Interleaving, Bus Isolation
- Ideal for Low-Power Portable Equipment
The SN74CB3T3383 is a high-speed TTL-compatible FET bus-exchange switch with low ON-state resistance (ron), allowing for minimal propagation delay. The device fully supports mixed-mode signal operation on all data I/O ports by providing voltage translation that tracks VCC. The SN74CB3T3383 supports systems using 5-V TTL, 3.3-V LVTTL, and 2.5-V CMOS switching standards, as well as user-defined switching levels (see Figure 1).
The SN74CB3T3383 is organized as a 10-bit bus switch or as a 5-bit bus-exchange with enable (BE)\ input. When used as a 5-bit bus-exchange, the device provides data exchanging between four signal ports. When BE\ is low, the bus-exchange switch is ON, and the select input (BX) controls the data path. When BE\ is high, the bus-exchange switch is OFF, and a high-impedance state exists between the A and B ports.
This device is fully specified for partial-power-down applications using Ioff. The Ioff feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.
To ensure the high-impedance state during power up or power down, BE\ should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
技術資料
| 上位の文書 | タイプ | タイトル | フォーマットオプション | 最新の英語版をダウンロード | 日付 | |
|---|---|---|---|---|---|---|
| * | データシート | SN74CB3T3383 データシート (Rev. A) | 2004/12/02 | |||
| アプリケーション・ノート | テキサス インスツルメンツの信号スイッチの選定 | PDF | HTML | PDF | HTML | 2026/06/29 | ||
| アプリケーション・ノート | Multiplexers and Signal Switches Glossary (Rev. B) | PDF | HTML | 2021/12/01 |
設計と開発
その他のアイテムや必要なリソースを参照するには、以下のタイトルをクリックして詳細ページをご覧ください。
LEADED-ADAPTER1 — TI の 5、8、10、16、24 ピン リード付きパッケージの迅速なテスト向けの表面実装から DIP ヘッダへのアダプタ
EVM-LEADED1 ボードは、TI の一般的なリード付きパッケージによる迅速なテストとブレッド ボードへの対応を可能にします。 TI の D、DBQ、DCT、DCU、DDF、DGS、DGV、PW 表面実装パッケージを 100mil DIP ヘッダに変換するフットプリントを用意しています。
| パッケージ | ピン数 | CAD シンボル、フットプリント、および 3D モデル |
|---|---|---|
| TSSOP (PW) | 24 | Ultra Librarian |
| TVSOP (DGV) | 24 | Ultra Librarian |
| SOIC (DW) | 24 | Ultra Librarian |
購入と品質
推奨製品には、この TI 製品に関連するパラメータ、評価基板、またはリファレンス デザインが存在する可能性があります。