ホーム ロジックと電圧変換 フリップ フロップ、ラッチ、レジスタ カウンタ
ホーム
ロジックと電圧変換
フリップ フロップ、ラッチ、レジスタ
カウンタ

SN74LV8154

アクティブ

3 ステート出力レジスタ搭載、デュアル 16 ビット バイナリ カウンタ

ご注文はこちら
データシート

SN74LV8154

アクティブ
データシート ご注文はこちら

製品詳細

Function Counter Bits (#) 16 Technology family LV-A Input type Standard CMOS Output type 3-State Features Balanced outputs, High speed (tpd 10-50ns), Over-voltage tolerant inputs, Partial power down (Ioff) Operating temperature range (°C) -40 to 85 Rating Catalog
Function Counter Bits (#) 16 Technology family LV-A Input type Standard CMOS Output type 3-State Features Balanced outputs, High speed (tpd 10-50ns), Over-voltage tolerant inputs, Partial power down (Ioff) Operating temperature range (°C) -40 to 85 Rating Catalog
TSSOP (PW) 20 41.6 mm² (6.5 mm × 6.4 mm) PDIP (N) 20 228.702 mm² (24.33 mm × 9.4 mm)
  • Can Be Used as Two 16-Bit Counters or a Single 32-Bit Counter
  • 8-bit counter read bus
  • 2-V to 5.5-V VCC Operation
  • Maximum tpd of 25 ns at 5 V (RCLK to Y)
  • Typical VOLP (Output Ground Bounce)
    < 0.7 V at VCC = 5 V, TA = 25°C
  • Typical VOHV (Output VOH Undershoot)
    > 4.4 V at VCC = 5 V, TA = 25°C
  • Ioff Supports Partial-Power-Down Mode Operation
  • Latch-Up Performance Exceeds 250 mA
    Per JESD 17
  • ESD Protection Exceeds JESD 22
    • 2000-V Human Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • 1000-V Charged-Device Model (C101)
  • Can Be Used as Two 16-Bit Counters or a Single 32-Bit Counter
  • 8-bit counter read bus
  • 2-V to 5.5-V VCC Operation
  • Maximum tpd of 25 ns at 5 V (RCLK to Y)
  • Typical VOLP (Output Ground Bounce)
    < 0.7 V at VCC = 5 V, TA = 25°C
  • Typical VOHV (Output VOH Undershoot)
    > 4.4 V at VCC = 5 V, TA = 25°C
  • Ioff Supports Partial-Power-Down Mode Operation
  • Latch-Up Performance Exceeds 250 mA
    Per JESD 17
  • ESD Protection Exceeds JESD 22
    • 2000-V Human Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • 1000-V Charged-Device Model (C101)

The SN74LV8154 device is a dual 16-bit binary counter with 3-state output registers, designed for 2-V to 5.5-V VCC operation.

The counters have dedicated clock inputs. The counters share a clocked storage register to sample and save the counter contents. Both counters share an asynchronous clear input. The 32-bit storage register can be mapped on the output bus 8-bits at a time. Four bus reads are needed to access the contents of both stored counts. The two counters can be chained by connecting CLKBEN to RCOA. All clocks are positive edge triggered. All other inputs are active low.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The SN74LV8154 device is a dual 16-bit binary counter with 3-state output registers, designed for 2-V to 5.5-V VCC operation.

The counters have dedicated clock inputs. The counters share a clocked storage register to sample and save the counter contents. Both counters share an asynchronous clear input. The 32-bit storage register can be mapped on the output bus 8-bits at a time. Four bus reads are needed to access the contents of both stored counts. The two counters can be chained by connecting CLKBEN to RCOA. All clocks are positive edge triggered. All other inputs are active low.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
filter その他の カウンタ を検索
ダウンロード

技術資料

結果が見つかりませんでした。検索条件をクリアしてから、再度検索を試してください。
1 をすべて表示
上位の文書 タイプ タイトル フォーマットオプション 最新の英語版をダウンロード 日付
* データシート SN74LV8154 Dual 16-Bit Binary Counters With 3-State Output Registers データシート (Rev. B) PDF | HTML 2020/04/27

購入と品質

サポートとトレーニング

TI E2E™ フォーラムでは、TI のエンジニアからの技術サポートを提供

投稿されたすべてのフォーラムトピック (英語) を表示

コンテンツは、TI 投稿者やコミュニティ投稿者によって「現状のまま」提供されるもので、TI による仕様の追加を意図するものではありません。使用条件をご確認ください。

TI 製品の品質、パッケージ、ご注文に関するお問い合わせは、TI サポートをご覧ください。​​​​​​​​​​​​​​