TMS320C6713B

アクティブ

C67x 浮動小数点 DSP - 最大 300MHz、McBSP と 16 ビット EMIFA (非同期 EMIF) 搭載

製品詳細

DSP type 1 C67x DSP (max) (MHz) 167, 200, 225, 300 CPU 32-/64-bit Operating system DSP/BIOS Rating Catalog Operating temperature range (°C) -40 to 105
DSP type 1 C67x DSP (max) (MHz) 167, 200, 225, 300 CPU 32-/64-bit Operating system DSP/BIOS Rating Catalog Operating temperature range (°C) -40 to 105
BGA (ZDP) 272 729 mm² 27 x 27 HLQFP (PYP) 208 784 mm² 28 x 28 PBGA (GDP) 272 729 mm² 27 x 27 PBGA (ZDP) 272 See data sheet
  • Highest-Performance Floating-Point Digital Signal Processor (DSP): TMS320C6713B
    • Eight 32-Bit Instructions/Cycle
    • 32/64-Bit Data Word
    • 300-, 225-, 200-MHz (GDP and ZDP), and 225-, 200-, 167-MHz (PYP) Clock Rates
    • 3.3-, 4.4-, 5-, 6-Instruction Cycle Times
    • 2400/1800, 1800/1350, 1600/1200, and 1336/1000 MIPS/MFLOPS
    • Rich Peripheral Set, Optimized for Audio
    • Highly Optimized C/C++ Compiler
    • Extended Temperature Devices Available
  • Advanced Very Long Instruction Word (VLIW) TMS320C67x™ DSP Core
    • Eight Independent Functional Units:
      • 2 ALUs (Fixed-Point)
      • 4 ALUs (Floating-/Fixed-Point)
      • 2 Multipliers (Floating-/Fixed-Point)
    • Load-Store Architecture With 32 32-Bit General-Purpose Registers
    • Instruction Packing Reduces Code Size
    • All Instructions Conditional
  • Instruction Set Features
    • Native Instructions for IEEE 754
      • Single- and Double-Precision
    • Byte-Addressable (8-, 16-, 32-Bit Data)
    • 8-Bit Overflow Protection
    • Saturation; Bit-Field Extract, Set, Clear; Bit-Counting; Normalization
  • L1/L2 Memory Architecture
    • 4K-Byte L1P Program Cache (Direct-Mapped)
    • 4K-Byte L1D Data Cache (2-Way)
    • 256K-Byte L2 Memory Total: 64K-Byte L2 Unified Cache/Mapped RAM, and 192K-Byte Additional L2 Mapped RAM
  • Device Configuration
    • Boot Mode: HPI, 8-, 16-, 32-Bit ROM Boot
    • Endianness: Little Endian, Big Endian
  • 32-Bit External Memory Interface (EMIF)
    • Glueless Interface to SRAM, EPROM, Flash, SBSRAM, and SDRAM
    • 512M-Byte Total Addressable External Memory Space
  • Enhanced Direct-Memory-Access (EDMA) Controller (16 Independent Channels)
  • 16-Bit Host-Port Interface (HPI)
  • Two McASPs
    • Two Independent Clock Zones Each (1 TX and 1 RX)
    • Eight Serial Data Pins Per Port: Individually Assignable to any of the Clock Zones
    • Each Clock Zone Includes:
      • Programmable Clock Generator
      • Programmable Frame Sync Generator
      • TDM Streams From 2-32 Time Slots
      • Support for Slot Size:
          8, 12, 16, 20, 24, 28, 32 Bits
      • Data Formatter for Bit Manipulation
    • Wide Variety of I2S and Similar Bit Stream Formats
    • Integrated Digital Audio Interface Transmitter (DIT) Supports:
      • S/PDIF, IEC60958-1, AES-3, CP-430 Formats
      • Up to 16 transmit pins
      • Enhanced Channel Status/User Data
    • Extensive Error Checking and Recovery
  • Two Inter-Integrated Circuit Bus (I2C Bus™) Multi-Master and Slave Interfaces
  • Two Multichannel Buffered Serial Ports:
    • Serial-Peripheral-Interface (SPI)
    • High-Speed TDM Interface
    • AC97 Interface
  • Two 32-Bit General-Purpose Timers
  • Dedicated GPIO Module With 16 pins (External Interrupt Capable)
  • Flexible Phase-Locked-Loop (PLL) Based Clock Generator Module
  • IEEE-1149.1 (JTAG) Boundary-Scan-Compatible
  • 208-Pin PowerPAD™ PQFP (PYP)
  • 272-BGA Packages (GDP and ZDP)
  • 0.13-µm/6-Level Copper Metal Process
    • CMOS Technology
  • 3.3-V I/Os, 1.2-V Internal (GDP/ZDP/ PYP)
  • 3.3-V I/Os, 1.4-V Internal (GDP/ZDP) [300 MHz]

TMS320C67x and PowerPAD are trademarks of Texas Instruments.
I2C Bus is a trademark of Philips Electronics N.V. Corporation
All trademarks are the property of their respective owners.
IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.
These values are compatible with existing 1.26-V designs.
TMS320C6000, eXpressDSP, Code Composer Studio, and DSP/BIOS are trademarks of Texas Instruments.
Throughout the remainder of this document, TMS320C6713B shall be referred to as C6713B or 13B.

  • Highest-Performance Floating-Point Digital Signal Processor (DSP): TMS320C6713B
    • Eight 32-Bit Instructions/Cycle
    • 32/64-Bit Data Word
    • 300-, 225-, 200-MHz (GDP and ZDP), and 225-, 200-, 167-MHz (PYP) Clock Rates
    • 3.3-, 4.4-, 5-, 6-Instruction Cycle Times
    • 2400/1800, 1800/1350, 1600/1200, and 1336/1000 MIPS/MFLOPS
    • Rich Peripheral Set, Optimized for Audio
    • Highly Optimized C/C++ Compiler
    • Extended Temperature Devices Available
  • Advanced Very Long Instruction Word (VLIW) TMS320C67x™ DSP Core
    • Eight Independent Functional Units:
      • 2 ALUs (Fixed-Point)
      • 4 ALUs (Floating-/Fixed-Point)
      • 2 Multipliers (Floating-/Fixed-Point)
    • Load-Store Architecture With 32 32-Bit General-Purpose Registers
    • Instruction Packing Reduces Code Size
    • All Instructions Conditional
  • Instruction Set Features
    • Native Instructions for IEEE 754
      • Single- and Double-Precision
    • Byte-Addressable (8-, 16-, 32-Bit Data)
    • 8-Bit Overflow Protection
    • Saturation; Bit-Field Extract, Set, Clear; Bit-Counting; Normalization
  • L1/L2 Memory Architecture
    • 4K-Byte L1P Program Cache (Direct-Mapped)
    • 4K-Byte L1D Data Cache (2-Way)
    • 256K-Byte L2 Memory Total: 64K-Byte L2 Unified Cache/Mapped RAM, and 192K-Byte Additional L2 Mapped RAM
  • Device Configuration
    • Boot Mode: HPI, 8-, 16-, 32-Bit ROM Boot
    • Endianness: Little Endian, Big Endian
  • 32-Bit External Memory Interface (EMIF)
    • Glueless Interface to SRAM, EPROM, Flash, SBSRAM, and SDRAM
    • 512M-Byte Total Addressable External Memory Space
  • Enhanced Direct-Memory-Access (EDMA) Controller (16 Independent Channels)
  • 16-Bit Host-Port Interface (HPI)
  • Two McASPs
    • Two Independent Clock Zones Each (1 TX and 1 RX)
    • Eight Serial Data Pins Per Port: Individually Assignable to any of the Clock Zones
    • Each Clock Zone Includes:
      • Programmable Clock Generator
      • Programmable Frame Sync Generator
      • TDM Streams From 2-32 Time Slots
      • Support for Slot Size:
          8, 12, 16, 20, 24, 28, 32 Bits
      • Data Formatter for Bit Manipulation
    • Wide Variety of I2S and Similar Bit Stream Formats
    • Integrated Digital Audio Interface Transmitter (DIT) Supports:
      • S/PDIF, IEC60958-1, AES-3, CP-430 Formats
      • Up to 16 transmit pins
      • Enhanced Channel Status/User Data
    • Extensive Error Checking and Recovery
  • Two Inter-Integrated Circuit Bus (I2C Bus™) Multi-Master and Slave Interfaces
  • Two Multichannel Buffered Serial Ports:
    • Serial-Peripheral-Interface (SPI)
    • High-Speed TDM Interface
    • AC97 Interface
  • Two 32-Bit General-Purpose Timers
  • Dedicated GPIO Module With 16 pins (External Interrupt Capable)
  • Flexible Phase-Locked-Loop (PLL) Based Clock Generator Module
  • IEEE-1149.1 (JTAG) Boundary-Scan-Compatible
  • 208-Pin PowerPAD™ PQFP (PYP)
  • 272-BGA Packages (GDP and ZDP)
  • 0.13-µm/6-Level Copper Metal Process
    • CMOS Technology
  • 3.3-V I/Os, 1.2-V Internal (GDP/ZDP/ PYP)
  • 3.3-V I/Os, 1.4-V Internal (GDP/ZDP) [300 MHz]

TMS320C67x and PowerPAD are trademarks of Texas Instruments.
I2C Bus is a trademark of Philips Electronics N.V. Corporation
All trademarks are the property of their respective owners.
IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.
These values are compatible with existing 1.26-V designs.
TMS320C6000, eXpressDSP, Code Composer Studio, and DSP/BIOS are trademarks of Texas Instruments.
Throughout the remainder of this document, TMS320C6713B shall be referred to as C6713B or 13B.

The TMS320C67x™ DSPs (including the TMS320C6713B device) compose the floating-point DSP generation in the TMS320C6000™ DSP platform. The C6713B device is based on the high-performance, advanced very-long-instruction-word (VLIW) architecture developed by Texas Instruments (TI), making this DSP an excellent choice for multichannel and multifunction applications.

Operating at 225 MHz, the C6713B delivers up to 1350 million floating-point operations per second (MFLOPS), 1800 million instructions per second (MIPS), and with dual fixed-/floating-point multipliers up to 450 million multiply-accumulate operations per second (MMACS).

Operating at 300 MHz, the C6713B delivers up to 1800 million floating-point operations per second (MFLOPS), 2400 million instructions per second (MIPS), and with dual fixed-/floating-point multipliers up to 600 million multiply-accumulate operations per second (MMACS).

The C6713B uses a two-level cache-based architecture and has a powerful and diverse set of peripherals. The Level 1 program cache (L1P) is a 4K-byte direct-mapped cache and the Level 1 data cache (L1D) is a 4K-byte 2-way set-associative cache. The Level 2 memory/cache (L2) consists of a 256K-byte memory space that is shared between program and data space. 64K bytes of the 256K bytes in L2 memory can be configured as mapped memory, cache, or combinations of the two. The remaining 192K bytes in L2 serves as mapped SRAM.

The C6713B has a rich peripheral set that includes two Multichannel Audio Serial Ports (McASPs), two Multichannel Buffered Serial Ports (McBSPs), two Inter-Integrated Circuit (I2C) buses, one dedicated General-Purpose Input/Output (GPIO) module, two general-purpose timers, a host-port interface (HPI), and a glueless external memory interface (EMIF) capable of interfacing to SDRAM, SBSRAM, and asynchronous peripherals.

The two McASP interface modules each support one transmit and one receive clock zone. Each of the McASP has eight serial data pins which can be individually allocated to any of the two zones. The serial port supports time-division multiplexing on each pin from 2 to 32 time slots. The C6713B has sufficient bandwidth to support all 16 serial data pins transmitting a 192 kHz stereo signal. Serial data in each zone may be transmitted and received on multiple serial data pins simultaneously and formatted in a multitude of variations on the Philips Inter-IC Sound (I2S) format.

In addition, the McASP transmitter may be programmed to output multiple S/PDIF, IEC60958, AES-3, CP-430 encoded data channels simultaneously, with a single RAM containing the full implementation of user data and channel status fields.

The McASP also provides extensive error-checking and recovery features, such as the bad clock detection circuit for each high-frequency master clock which verifies that the master clock is within a programmed frequency range.

The two I2C ports on the TMS320C6713B allow the DSP to easily control peripheral devices and communicate with a host processor. In addition, the standard multichannel buffered serial port (McBSP) may be used to communicate with serial peripheral interface (SPI) mode peripheral devices.

The TMS320C6713B device has two bootmodes: from the HPI or from external asynchronous ROM. For more detailed information, see the bootmode section of this data sheet.

The TMS320C67x DSP generation is supported by the TI eXpressDSP™ set of industry benchmark development tools, including a highly optimizing C/C++ Compiler, the Code Composer Studio™ Integrated Development Environment (IDE), JTAG-based emulation and real-time debugging, and the DSP/BIOS™ kernel.

The TMS320C67x™ DSPs (including the TMS320C6713B device) compose the floating-point DSP generation in the TMS320C6000™ DSP platform. The C6713B device is based on the high-performance, advanced very-long-instruction-word (VLIW) architecture developed by Texas Instruments (TI), making this DSP an excellent choice for multichannel and multifunction applications.

Operating at 225 MHz, the C6713B delivers up to 1350 million floating-point operations per second (MFLOPS), 1800 million instructions per second (MIPS), and with dual fixed-/floating-point multipliers up to 450 million multiply-accumulate operations per second (MMACS).

Operating at 300 MHz, the C6713B delivers up to 1800 million floating-point operations per second (MFLOPS), 2400 million instructions per second (MIPS), and with dual fixed-/floating-point multipliers up to 600 million multiply-accumulate operations per second (MMACS).

The C6713B uses a two-level cache-based architecture and has a powerful and diverse set of peripherals. The Level 1 program cache (L1P) is a 4K-byte direct-mapped cache and the Level 1 data cache (L1D) is a 4K-byte 2-way set-associative cache. The Level 2 memory/cache (L2) consists of a 256K-byte memory space that is shared between program and data space. 64K bytes of the 256K bytes in L2 memory can be configured as mapped memory, cache, or combinations of the two. The remaining 192K bytes in L2 serves as mapped SRAM.

The C6713B has a rich peripheral set that includes two Multichannel Audio Serial Ports (McASPs), two Multichannel Buffered Serial Ports (McBSPs), two Inter-Integrated Circuit (I2C) buses, one dedicated General-Purpose Input/Output (GPIO) module, two general-purpose timers, a host-port interface (HPI), and a glueless external memory interface (EMIF) capable of interfacing to SDRAM, SBSRAM, and asynchronous peripherals.

The two McASP interface modules each support one transmit and one receive clock zone. Each of the McASP has eight serial data pins which can be individually allocated to any of the two zones. The serial port supports time-division multiplexing on each pin from 2 to 32 time slots. The C6713B has sufficient bandwidth to support all 16 serial data pins transmitting a 192 kHz stereo signal. Serial data in each zone may be transmitted and received on multiple serial data pins simultaneously and formatted in a multitude of variations on the Philips Inter-IC Sound (I2S) format.

In addition, the McASP transmitter may be programmed to output multiple S/PDIF, IEC60958, AES-3, CP-430 encoded data channels simultaneously, with a single RAM containing the full implementation of user data and channel status fields.

The McASP also provides extensive error-checking and recovery features, such as the bad clock detection circuit for each high-frequency master clock which verifies that the master clock is within a programmed frequency range.

The two I2C ports on the TMS320C6713B allow the DSP to easily control peripheral devices and communicate with a host processor. In addition, the standard multichannel buffered serial port (McBSP) may be used to communicate with serial peripheral interface (SPI) mode peripheral devices.

The TMS320C6713B device has two bootmodes: from the HPI or from external asynchronous ROM. For more detailed information, see the bootmode section of this data sheet.

The TMS320C67x DSP generation is supported by the TI eXpressDSP™ set of industry benchmark development tools, including a highly optimizing C/C++ Compiler, the Code Composer Studio™ Integrated Development Environment (IDE), JTAG-based emulation and real-time debugging, and the DSP/BIOS™ kernel.

ダウンロード 字幕付きのビデオを表示 ビデオ
TI からの限定的な設計サポートが利用可能

この製品に関し、既存のプロジェクトで、TI による限定的な設計サポートが利用可能です。該当する場合は、関連する資料、ソフトウェア、ツールはプロダクト フォルダに掲載されています。この製品を使用している既存の設計の場合、TI E2ETM サポート フォーラムでサポートをリクエストすることもできますが、この製品で利用できるのは限定的なサポートです。

技術資料

star =TI が選定したこの製品の主要ドキュメント
結果が見つかりませんでした。検索条件をクリアしてから、再度検索を試してください。
25 をすべて表示
種類 タイトル 最新の英語版をダウンロード 日付
* データシート TMS320C6713B Floating-Point Digital Signal Processor データシート (Rev. B) 2006年 6月 30日
* エラッタ TMS320C6713, TMS320C6713B DSPs Silicon Errata (Silicon Revisions 2.0, 1.1) (Rev. J) 2005年 8月 12日
アプリケーション・ノート How to Migrate CCS 3.x Projects to the Latest CCS (Rev. A) PDF | HTML 2021年 5月 19日
アプリケーション・ノート Introduction to TMS320C6000 DSP Optimization 2011年 10月 6日
ユーザー・ガイド TMS320C6000 DSP Peripherals Overview Reference Guide (Rev. Q) 2009年 7月 2日
ユーザー・ガイド TMS320C6000 DSP Multi-channel Audio Serial Port (McASP) Reference Guide (Rev. J) 2008年 11月 20日
アプリケーション・ノート TMS320DM64xx、TMS320DM64x、および TMS320C6000 デバイスにおける熱考察 英語版 2008年 5月 5日
ユーザー・ガイド TMS320C6000 DSP External Memory Interface (EMIF) Reference Guide (Rev. E) 2007年 4月 11日
ユーザー・ガイド TMS320C6000 DSP Inter-Integrated Circuit (I2C) Module Reference Guide (Rev. D) 2007年 3月 26日
ユーザー・ガイド TMS320C6000 DSP Multichannel Buffered Serial Port (McBSP) Reference Guide (Rev. G) 2006年 12月 14日
ユーザー・ガイド TMS320C6000 DSP Enhanced Direct Memory Access (EDMA) Controller Reference Guide (Rev. C) 2006年 11月 15日
ユーザー・ガイド TMS320C67x/C67x+ DSP CPU and Instruction Set Reference Guide (Rev. A) 2006年 11月 7日
ユーザー・ガイド TMS320C6000 DSP マルチチャネル・オーディオ・シリアル・ポート(McASP) リファレンス・ガイド (Rev. G 翻訳版) 最新英語版 (Rev.J) 2006年 11月 6日
ユーザー・ガイド TMS320C6000 DSP エンハンスト・ダイレクト・メモリ・アクセス (EDMA) コントローラ (Rev. B 翻訳版) 最新英語版 (Rev.C) 2006年 11月 6日
ユーザー・ガイド TMS320C6000 DSP Host-Post Interface (HPI) Reference Guide (Rev. C) 2006年 1月 1日
アプリケーション・ノート Migrating from TMS320C6211B/C6711/C6711B and C6713 to TMS320C6713B (Rev. H) 2005年 11月 11日
ユーザー・ガイド TMS320C6000 DSP Power-Down Logic and Modes Reference Guide (Rev. C) 2005年 3月 1日
ユーザー・ガイド TMS320C6000 DSP 32-bit Timer Reference Guide (Rev. B) 2005年 1月 25日
ユーザー・ガイド TMS320C6000 DSP Software-Programmable Phase-Locked Loop (PLL) Controller RG (Rev. C) 2004年 8月 2日
ユーザー・ガイド TMS320C621x/C671x DSP Two Level Internal Memory Reference Guide (Rev. B) 2004年 6月 8日
アプリケーション・ノート TMS320C6711D, C6712D, C6713B Power Consumption Summary (Rev. A) 2004年 5月 31日
ユーザー・ガイド TMS320C6000 DSP General-Purpose Input/Output (GPIO) Reference Guide (Rev. A) 2004年 3月 25日
アプリケーション・ノート TMS320C6000 EDMA IO Scheduling and Performance 2004年 3月 5日
アプリケーション・ノート TMS320C621x/671x EDMA Performance Data 2004年 3月 5日
アプリケーション・ノート TMS320C621x/TMS320C671x EDMA Architecture 2004年 3月 5日

設計および開発

その他のアイテムや必要なリソースを参照するには、以下のタイトルをクリックして詳細ページをご覧ください。

デバッグ・プローブ

TMDSEMU560V2STM-U — XDS560™ ソフトウェア v2 システム・トレース USB デバッグ・プローブ

XDS560v2 は、XDS560™ ファミリのデバッグ・プローブの中で最高の性能を達成し、従来の JTAG 規格 (IEEE1149.1) と cJTAG (IEEE1149.7) の両方をサポートしています。シリアル・ワイヤ・デバッグ (SWD) をサポートしていないことに注意してください。

すべての XDS デバッグ・プローブは、組み込みトレース・バッファ (ETB) を搭載しているすべての ARM プロセッサと DSP プロセッサで、コア・トレースとシステム・トレースをサポートしています。ピン経由でコア・トレースを実行する場合、XDS560v2 PRO TRACE が必要です。

(...)

デバッグ・プローブ

TMDSEMU560V2STM-UE — Spectrum Digital XDS560v2 システム・トレース USB およびイーサネット

The XDS560v2 System Trace is the first model of the XDS560v2 family of high-performance debug probes (emulators) for TI processors. The XDS560v2 is the highest performance of the XDS family of debug probes and supports both the traditional JTAG standard (IEEE1149.1) and cJTAG (IEEE1149.7).

The (...)

ドライバまたはライブラリ

MATHLIB — DSP 演算ライブラリ、浮動小数点デバイス用

The Texas Instruments math library is an optimized floating-point math function library for C programmers using TI floating point devices. These routines are typically used in computationally intensive real-time applications where optimal execution speed is critical. By using these routines instead (...)
ドライバまたはライブラリ

SPRC265 — C64x+DSPLIB

TMS320C6000 Digital Signal Processor Library (DSPLIB) is a platform-optimized DSP function library for C programmers. It includes C-callable, general-purpose signal-processing routines that are typically used in computationally intensive real-time applications. With these routines, higher (...)
ユーザー ガイド: PDF
IDE (統合開発環境)、コンパイラ、またはデバッガ

CCSTUDIO Code Composer Studio 統合開発環境(IDE)

Code Composer Studio is an integrated development environment (IDE) for TI's microcontrollers and processors. It comprises a suite of tools used to develop and debug embedded applications.  Code Composer Studio is available for download across Windows®, Linux® and macOS® desktops. It can also (...)

サポート対象の製品とハードウェア

サポート対象の製品とハードウェア

こちらの設計リソースは、このカテゴリに属する製品の大半をサポートしています。

サポート状況を確認するには、製品の詳細ページをご覧ください。

開始 ダウンロードオプション
シミュレーション・モデル

C6713B GDP BSDL Model

SPRM214.ZIP (6 KB) - BSDL Model
シミュレーション・モデル

C6713B GDP IBIS Model (Rev. B)

SPRM142B.ZIP (81 KB) - IBIS Model
シミュレーション・モデル

C6713B PYP IBIS Model (Rev. B)

SPRM143B.ZIP (80 KB) - IBIS Model
パッケージ ピン数 CAD シンボル、フットプリント、および 3D モデル
BGA (ZDP) 272 Ultra Librarian
HLQFP (PYP) 208 Ultra Librarian
PBGA (GDP) 272 Ultra Librarian
PBGA (ZDP) 272 Ultra Librarian

購入と品質

記載されている情報:
  • RoHS
  • REACH
  • デバイスのマーキング
  • リード端子の仕上げ / ボールの原材料
  • MSL 定格 / ピーク リフロー
  • MTBF/FIT 推定値
  • 使用原材料
  • 認定試験結果
  • 継続的な信頼性モニタ試験結果
記載されている情報:
  • ファブの拠点
  • 組み立てを実施した拠点

推奨製品には、この TI 製品に関連するパラメータ、評価基板、またはリファレンス デザインが存在する可能性があります。

サポートとトレーニング

TI E2E™ フォーラムでは、TI のエンジニアからの技術サポートを提供

コンテンツは、TI 投稿者やコミュニティ投稿者によって「現状のまま」提供されるもので、TI による仕様の追加を意図するものではありません。使用条件をご確認ください。

TI 製品の品質、パッケージ、ご注文に関するお問い合わせは、TI サポートをご覧ください。​​​​​​​​​​​​​​

ビデオ