ADC12DL080

활성

듀얼 채널, 12비트, 80MSPS, 600MHz 입력 대역폭 아날로그-디지털 컨버터(ADC)

제품 상세 정보

Sample rate (max) (Msps) 80 Resolution (Bits) 12 Number of input channels 2 Interface type Parallel CMOS, TTL Analog input BW (MHz) 600 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 2 Power consumption (typ) (mW) 447 Architecture Pipeline SNR (dB) 69.3 ENOB (Bits) 11 SFDR (dB) 82 Operating temperature range (°C) -40 to 85 Input buffer No
Sample rate (max) (Msps) 80 Resolution (Bits) 12 Number of input channels 2 Interface type Parallel CMOS, TTL Analog input BW (MHz) 600 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 2 Power consumption (typ) (mW) 447 Architecture Pipeline SNR (dB) 69.3 ENOB (Bits) 11 SFDR (dB) 82 Operating temperature range (°C) -40 to 85 Input buffer No
TQFP (PAG) 64 144 mm² (12 mm × 12 mm)
  • Single +3.3V Supply Operation
  • Internal Sample-and-Hold
  • Internal or External Reference
  • Outputs 2.4V to 3.6V Compatible
  • Power Down Mode
  • Duty Cycle Stabilizer
  • Pin Compatible with ADC12DL040, ADC12DL065, ADC12DL066

Key Specifications

  • Resolution: 12 Bits
  • Max Conversion Rate: 80 MSPS
  • DNL: ±0.4 LSB (typ)
  • SNR (fIN=40MHz): 69 dB (typ)
  • SNR (fIN=200MHz): 67 dB(typ)
  • SFDR (fIN=40MHz): 82 dB (typ)
  • SFDR (fIN=200MHz): 81 dB (typ)
  • Power Consumption
    • Operating: 447 mW (typ)
    • Power Down Mode: 50 mW (typ)

All trademarks are the property of their respective owners.

  • Single +3.3V Supply Operation
  • Internal Sample-and-Hold
  • Internal or External Reference
  • Outputs 2.4V to 3.6V Compatible
  • Power Down Mode
  • Duty Cycle Stabilizer
  • Pin Compatible with ADC12DL040, ADC12DL065, ADC12DL066

Key Specifications

  • Resolution: 12 Bits
  • Max Conversion Rate: 80 MSPS
  • DNL: ±0.4 LSB (typ)
  • SNR (fIN=40MHz): 69 dB (typ)
  • SNR (fIN=200MHz): 67 dB(typ)
  • SFDR (fIN=40MHz): 82 dB (typ)
  • SFDR (fIN=200MHz): 81 dB (typ)
  • Power Consumption
    • Operating: 447 mW (typ)
    • Power Down Mode: 50 mW (typ)

All trademarks are the property of their respective owners.

The ADC12DL080 is a dual, low power monolithic CMOS analog-to-digital converter capable of converting analog input signals into 12-bit digital words at 80 Megasamples per second (MSPS). This converter uses a differential, pipeline architecture with digital error correction and an on-chip sample-and-hold circuit to minimize power consumption while providing excellent dynamic performance and a 600 MHz Full Power Bandwidth. Operating on a single +3.3V power supply, the ADC12DL080 achieves 11.0 effective bits at Nyquist and consumes just 447mW at 80 MSPS. The Power Down feature reduces power consumption to 50 mW.

The differential inputs provide a full scale differential input swing equal to 2 times VREF with the possibility of a single-ended input. Full use of the differential input is recommended for optimum performance. Duty cycle stabilization and output data format are selectable. The output data can be set for offset binary or two's complement.

To ease interfacing to lower voltage systems, the digital output driver power pins of the ADC12DL080 can be connected to a separate supply voltage in the range of 2.4V to the analog supply voltage. This device is available in the 64-lead TQFP package and will operate over the industrial temperature range of −40°C to +85°C. An evaluation board is available to ease the evaluation process.

The ADC12DL080 is a dual, low power monolithic CMOS analog-to-digital converter capable of converting analog input signals into 12-bit digital words at 80 Megasamples per second (MSPS). This converter uses a differential, pipeline architecture with digital error correction and an on-chip sample-and-hold circuit to minimize power consumption while providing excellent dynamic performance and a 600 MHz Full Power Bandwidth. Operating on a single +3.3V power supply, the ADC12DL080 achieves 11.0 effective bits at Nyquist and consumes just 447mW at 80 MSPS. The Power Down feature reduces power consumption to 50 mW.

The differential inputs provide a full scale differential input swing equal to 2 times VREF with the possibility of a single-ended input. Full use of the differential input is recommended for optimum performance. Duty cycle stabilization and output data format are selectable. The output data can be set for offset binary or two's complement.

To ease interfacing to lower voltage systems, the digital output driver power pins of the ADC12DL080 can be connected to a separate supply voltage in the range of 2.4V to the analog supply voltage. This device is available in the 64-lead TQFP package and will operate over the industrial temperature range of −40°C to +85°C. An evaluation board is available to ease the evaluation process.

다운로드 스크립트와 함께 비디오 보기 비디오

기술 자료

검색된 결과가 없습니다. 검색어를 지우고 다시 시도하세요.
3개 모두 보기
상위 문서 유형 직함 형식 옵션 최신 영어 버전 다운로드 날짜
* 데이터 시트 ADC12DL080 Dual 12-Bit, 80 MSPS, A/D Converter for IF Sampling datasheet (Rev. A) 2013. 4. 19
애플리케이션 노트 Selecting Amplifiers, ADCs, and Clocks for High-Performance Signal Paths 2007. 9. 13
백서 Intermediate Frequency (IF) Sampling Receiver Concepts 2006. 5. 31

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

패키지 CAD 기호, 풋프린트 및 3D 모델
TQFP (PAG) 64 Ultra Librarian

주문 및 품질

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상