제품 상세 정보

Resolution (Bits) 31 Sample rate (max) (ksps) 4 Number of input channels 2 Interface type SPI Architecture Delta-Sigma Input type Differential Multichannel configuration Multiplexed Rating Catalog Reference mode External Input voltage range (max) (V) 1.15, 3.75 Input voltage range (min) (V) -1.9, 0.7 Features PGA Operating temperature range (°C) -40 to 85 Power consumption (typ) (mW) 18 Analog supply voltage (min) (V) -2.5, 0 Analog supply voltage (max) (V) 2.5, 5 SNR (dB) 130 Digital supply (min) (V) 1.65 Digital supply (max) (V) 3.6
Resolution (Bits) 31 Sample rate (max) (ksps) 4 Number of input channels 2 Interface type SPI Architecture Delta-Sigma Input type Differential Multichannel configuration Multiplexed Rating Catalog Reference mode External Input voltage range (max) (V) 1.15, 3.75 Input voltage range (min) (V) -1.9, 0.7 Features PGA Operating temperature range (°C) -40 to 85 Power consumption (typ) (mW) 18 Analog supply voltage (min) (V) -2.5, 0 Analog supply voltage (max) (V) 2.5, 5 SNR (dB) 130 Digital supply (min) (V) 1.65 Digital supply (max) (V) 3.6
VQFN (RHF) 24 20 mm² (5 mm × 4 mm)
  • High Resolution:
    • SNR: 130 dB (250 SPS, PGA = 1)
  • High Accuracy:
    • THD: –122 dB
  • Low Power Consumption:
    • 18 mW (PGA = 1, 2, 4, or 8)
    • Shutdown Mode: 10 µW
  • Low-Noise PGA: 5 nV/√Hz
  • Two-Channel Input Multiplexer
  • Inherently-Stable Modulator With Fast Responding Overrange Detector
  • Flexible Digital Filter:
    • Sinc + FIR + IIR (Selectable)
    • Linear or Minimum Phase Response
    • Programmable High-Pass Filter
    • Selectable FIR Data Rates:
      250 SPS to 4 kSPS
  • Offset and Gain Calibration Engine
  • SYNC Input
  • Analog Supply: 5 V or ±2.5 V
  • Digital Supply: 1.8 V to 3.3 V
  • High Resolution:
    • SNR: 130 dB (250 SPS, PGA = 1)
  • High Accuracy:
    • THD: –122 dB
  • Low Power Consumption:
    • 18 mW (PGA = 1, 2, 4, or 8)
    • Shutdown Mode: 10 µW
  • Low-Noise PGA: 5 nV/√Hz
  • Two-Channel Input Multiplexer
  • Inherently-Stable Modulator With Fast Responding Overrange Detector
  • Flexible Digital Filter:
    • Sinc + FIR + IIR (Selectable)
    • Linear or Minimum Phase Response
    • Programmable High-Pass Filter
    • Selectable FIR Data Rates:
      250 SPS to 4 kSPS
  • Offset and Gain Calibration Engine
  • SYNC Input
  • Analog Supply: 5 V or ±2.5 V
  • Digital Supply: 1.8 V to 3.3 V

The ADS1283 is an extremely high-performance, single-chip, analog-to-digital converter (ADC) with an integrated, low-noise programmable gain amplifier (PGA) and two-channel input multiplexer (mux). The ADS1283 is suitable for the demanding needs of seismic monitoring equipment.

The converter uses a fourth-order, inherently stable, delta-sigma (ΔΣ) modulator that provides outstanding noise and linearity performance. The modulator digital output is digitally filtered and decimated by the on-chip digital filter to yield the ADC conversion result.

The flexible input mux provides an additional external input for measurement, as well as internal self-test input connections. The PGA features outstanding low noise (5 nV/√Hz) and very-high input impedance, allowing easy interfacing to geophones and hydrophones over a wide range of gains.

The digital filter provides selectable data rates from 250 to 4000 samples per second (SPS). The high-pass filter (HPF) features an adjustable corner frequency. On-chip gain and offset scaling registers support system calibration.

The synchronization input (SYNC) can be used to synchronize the conversions of multiple ADS1283 devices.

The ADS1283 is available in a compact 24-lead, 5-mm × 4-mm VQFN package, and is fully specified from –40°C to +85°C, with a maximum operating temperature range of –50°C to +125°C.

The ADS1283 is an extremely high-performance, single-chip, analog-to-digital converter (ADC) with an integrated, low-noise programmable gain amplifier (PGA) and two-channel input multiplexer (mux). The ADS1283 is suitable for the demanding needs of seismic monitoring equipment.

The converter uses a fourth-order, inherently stable, delta-sigma (ΔΣ) modulator that provides outstanding noise and linearity performance. The modulator digital output is digitally filtered and decimated by the on-chip digital filter to yield the ADC conversion result.

The flexible input mux provides an additional external input for measurement, as well as internal self-test input connections. The PGA features outstanding low noise (5 nV/√Hz) and very-high input impedance, allowing easy interfacing to geophones and hydrophones over a wide range of gains.

The digital filter provides selectable data rates from 250 to 4000 samples per second (SPS). The high-pass filter (HPF) features an adjustable corner frequency. On-chip gain and offset scaling registers support system calibration.

The synchronization input (SYNC) can be used to synchronize the conversions of multiple ADS1283 devices.

The ADS1283 is available in a compact 24-lead, 5-mm × 4-mm VQFN package, and is fully specified from –40°C to +85°C, with a maximum operating temperature range of –50°C to +125°C.

다운로드 스크립트와 함께 비디오 보기 비디오

관심 가지실만한 유사 제품

open-in-new 대안 비교
비교 대상 장치와 유사한 기능.
ADS1285 활성 지진 및 지구 공간을 탐사를 위한 32비트 고해상도 2채널 델타 시그마 ADC Higher dynamic range (134 dB) and lower power (4.8 mW)  

기술 자료

검색된 결과가 없습니다. 검색어를 지우고 다시 시도하세요.
5개 모두 보기
상위 문서 유형 직함 형식 옵션 최신 영어 버전 다운로드 날짜
* 데이터 시트 ADS1283 High-Resolution, Analog-to-Digital Converter datasheet (Rev. C) PDF | HTML 2019. 8. 27
애플리케이션 노트 Calculating Conversion Latency and System Cycle Time for Delta-Sigma ADCs (Rev. A) PDF | HTML 2024. 3. 18
애플리케이션 노트 QFN and SON PCB Attachment (Rev. C) PDF | HTML 2023. 12. 6
애플리케이션 노트 Digital Filter Types in Delta-Sigma ADCs (Rev. A) PDF | HTML 2023. 3. 29
e북 Fundamentals of Precision ADC Noise Analysis (Rev. A) 2020. 6. 19

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

시뮬레이션 모델

ADS1283 IBIS Model

SBAM368.ZIP (135 KB) - IBIS 모델
지원되는 제품 및 하드웨어
계산 툴

ANALOG-ENGINEER-CALC — PC software analog engineer's calculator

아날로그 엔지니어의 계산기는 아날로그 회로 설계 엔지니어가 정기적으로 사용하는 많은 반복 계산의 속도를 높이도록 설계되었습니다. 이 PC 기반 툴은 피드백 저항을 사용한 연산 증폭기 게인 설정부터 아날로그-디지털 컨버터(ADC) 드라이브 버퍼 회로 안정화를 위한 적절한 회로 설계 요소 선택에 이르기까지 다양한 일반적인 계산 목록이 포함된 그래픽 인터페이스를 제공합니다.

이 계산기는 독립 실행형 툴로 유용할 뿐만 아니라 아날로그 엔지니어의 포켓 레퍼런스에 설명된 개념과도 잘 어울립니다.

지원되는 제품 및 하드웨어
설계 툴

ADC-DAC-TO-VREF-SELECT-DESIGN-TOOL — The ADC-TO-VREF-SELECT tool enables the pairing of TI ADCs, DACs, and series voltage references.

The ADC-TO-VREF-SELECT tool enables the pairing of TI analog-to-digital converters (ADCs) and series voltage references. Users can select an ADC device and the desired reference voltage, and the tool will list up to two voltage reference recommendations.
지원되는 제품 및 하드웨어
패키지 CAD 기호, 풋프린트 및 3D 모델
VQFN (RHF) 24 Ultra Librarian

주문 및 품질

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상