DAC2902
- 125MSPS UPDATE RATE
- SINGLE SUPPLY: +3.3V or +5V
- HIGH SFDR: 70dB at fOUT = 20MHz
- LOW GLITCH: 2pVs
- LOW POWER: 310mW
- INTERNAL REFERENCE
- POWER-DOWN MODE: 23mW
- APPLICATIONS
- COMMUNICATIONS:
Base Stations, WLL, WLAN
Baseband I/Q Modulation - MEDICAL/TEST INSTRUMENTATION
- ARBITRARY WAVEFORM GENERATORS (ARB)
- DIRECT DIGITAL SYNTHESIS (DDS)
- COMMUNICATIONS:
The DAC2902 is a monolithic, 12-bit, dual-channel, high-speed Digital-to-Analog Converter (DAC), and is optimized to provide high dynamic performance while dissipating only 310mW.
Operating with high update rates of up to 125MSPS, the DAC2902 offers exceptional dynamic performance, and enables the generation of very-high output frequencies suitable for "Direct IF" applications. The DAC2902 has been optimized for communications applications in which separate I and Q data are processed while maintaining tight gain and offset matching.
Each DAC has a high-impedance differential-current output, suitable for single-ended or differential analog-output configurations.
The DAC2902 combines high dynamic performance with a high throughput rate to create a cost-effective solution for a wide variety of waveform-synthesis applications:
- Pin compatibility between family members provides 10-bit (DAC2900), 12-bit (DAC2902), and 14-bit (DAC2904) resolution.
- Pin compatible to the AD9765 dual DAC.
- Gain matching is typically 0.5% of full-scale, and offset matching is specified at 0.02% max.
- The DAC2902 utilizes an advanced CMOS process; the segmented architecture minimizes output-glitch energy, and maximizes the dynamic performance.
- All digital inputs are +3.3V and +5V logic compatible. The DAC2902 has an internal reference circuit, and allows use of an external reference.
- The DAC2902 is available in a TQFP-48 package, and is specified over the extended industrial temperature range of –40°C to +85°C.
기술 자료
| 상위 문서 | 유형 | 직함 | 형식 옵션 | 최신 영어 버전 다운로드 | 날짜 |
|---|---|---|---|---|---|
| * | 데이터 시트 | Dual, 12-Bit, 125MSPS Digital-to-Analog Converter datasheet (Rev. C) | 2008. 9. 19 | ||
| 아날로그 디자인 학술지 | Q4 2009 Issue Analog Applications Journal | 2018. 9. 24 | |||
| 애플리케이션 노트 | Wideband Complementary Current Output DAC Single-Ended Interface (Rev. A) | 2015. 5. 8 | |||
| 아날로그 디자인 학술지 | Interfacing op amps to high-speed DACs, Part 2: Current-sourcing DACs | 2009. 10. 4 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
MATCHGAIN-CALC — 광대역 콤퍼레이터 전류 출력 DAC-SE 인터페이스: 게인 및 규정 준수 전압 스윙에 대한 충돌 일치
NOTE: Calculator software is available when downloading the application note.
- Click on "abstract" to view abstract of document.
- Open the ZIP file to extract the calculator tool.
- Open the PDF file to view the application note.
High-speed digital-to-analog converters (DACs) most often use a (...)
| 패키지 | 핀 | CAD 기호, 풋프린트 및 3D 모델 |
|---|---|---|
| TQFP (PFB) | 48 | Ultra Librarian |
주문 및 품질
권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.