제품 상세 정보

Resolution (bps) 14 Number of DAC channels 1 Interface type Parallel LVDS Sample/update rate (Msps) 400 Features High Performance Rating Catalog Interpolation 1x Power consumption (typ) (mW) 820 SFDR (dB) 77 Architecture Current Sink Operating temperature range (°C) -40 to 85 Reference type Ext, Int
Resolution (bps) 14 Number of DAC channels 1 Interface type Parallel LVDS Sample/update rate (Msps) 400 Features High Performance Rating Catalog Interpolation 1x Power consumption (typ) (mW) 820 SFDR (dB) 77 Architecture Current Sink Operating temperature range (°C) -40 to 85 Reference type Ext, Int
HTQFP (PHP) 48 81 mm² 9 x 9
  • 400-MSPS Update Rate
  • LVDS-Compatible Input Interface
  • Spurious Free Dynamic Range (SFDR) to Nyquist
    • 69 dBc at 70-MHz IF, 400 MSPS
  • W-CDMA Adjacent Channel Power Ratio ACPR
    • 73 dBc at 30.72-MHz IF, 122.88 MSPS
    • 71 dBc at 61.44-MHz IF, 245.76 MSPS
  • Differential Scalable Current Outputs: 2 mA to 20 mA
  • On-Chip 1.2-V Reference
  • Single 3.3-V Supply Operation
  • Power Dissipation: 820 at fclk = 400 MSPS, fout = 70 MHz
  • Package: 48-Pin HTQFP PowerPad™, TJA = 28.8°C/W
  • APPLICATIONS
    • Cellular Base Transceiver Station Transmit Channel
      • CDMA: WCDMA, CDMA2000, IS–95
      • TDMA: GSM, IS–136, EDGE/GPRS
      • Supports Single-Carrier and Multicarrier Applications
    • Test and Measurement: Arbitrary Waveform Generation
    • Direct Digital Synthesis (DDS)
    • Cable Modem Headend

PowerPAD is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

  • 400-MSPS Update Rate
  • LVDS-Compatible Input Interface
  • Spurious Free Dynamic Range (SFDR) to Nyquist
    • 69 dBc at 70-MHz IF, 400 MSPS
  • W-CDMA Adjacent Channel Power Ratio ACPR
    • 73 dBc at 30.72-MHz IF, 122.88 MSPS
    • 71 dBc at 61.44-MHz IF, 245.76 MSPS
  • Differential Scalable Current Outputs: 2 mA to 20 mA
  • On-Chip 1.2-V Reference
  • Single 3.3-V Supply Operation
  • Power Dissipation: 820 at fclk = 400 MSPS, fout = 70 MHz
  • Package: 48-Pin HTQFP PowerPad™, TJA = 28.8°C/W
  • APPLICATIONS
    • Cellular Base Transceiver Station Transmit Channel
      • CDMA: WCDMA, CDMA2000, IS–95
      • TDMA: GSM, IS–136, EDGE/GPRS
      • Supports Single-Carrier and Multicarrier Applications
    • Test and Measurement: Arbitrary Waveform Generation
    • Direct Digital Synthesis (DDS)
    • Cable Modem Headend

PowerPAD is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

The DAC5675 is a 14-bit resolution high-speed digital-to-analog converter. The DAC5675 is designed for high-speed digital data transmission in wired and wireless communication systems, high-frequency direct-digital synthesis (DDS), and waveform reconstruction in test and measurement applications. The DAC5675 has excellent spurious free dynamic range (SFDR) at high intermediate frequencies, which makes the DAC5675 well suited for multicarrier transmission in TDMA and CDMA based cellular base transceiver stations BTS.

The DAC5675 operates from a single-supply voltage of 3.3 V. Power dissipation is 820 mW at fclk = 400 MSPS, fout = 70 MHz. The DAC5675 provides a nominal full-scale differential current output of 20 mA, supporting both single-ended and differential applications. The output current can be directly fed to the load with no additional external output buffer required. The output is referred to the analog supply voltage AVDD.

The DAC5675 is manufactured on Texas Instruments advanced high-speed mixed-signal BiCMOS process.

The DAC5675 comprises a LVDS (low-voltage differential signaling) interface. LVDS features a low differential voltage swing with a low constant power consumption across frequency, allowing for high speed data transmission with low noise levels, i.e., low electromagnetic interference (EMI). LVDS is typically implemented in low-voltage digital CMOS processes, making it the ideal technology for high-speed interfacing between the DAC5675 and high-speed low-voltage CMOS ASICs or FPGAs. The DAC5675 current-source-array architecture supports update rates of up to 400 MSPS. On-chip edge-triggered input latches provide for minimum setup and hold times thereby relaxing interface timing.

The DAC5675 has been specifically designed for a differential transformer coupled output with a 50- doubly terminated load. With the 20-mA full-scale output current, both a 4:1 impedance ratio (resulting in an output power of 4 dBm) and 1:1 impedance ratio transformer (–2 dBm) is supported. The last configuration is preferred for optimum performance at high output frequencies and update rates. The output voltage compliance ranges from 2.15 V to AVDD + 0.03 V.

An accurate on-chip 1.2-V temperature compensated bandgap reference and control amplifier allows the user to adjust this output current from 20 mA down to 2 mA. This provides 20-dB gain range control capabilities. Alternatively, an external reference voltage may be applied. The DAC5675 features a SLEEP mode, which reduces the standby power to approximately 150 mW.

The DAC5675 is available in a 48-pin HTQPP thermally enhanced PowerPad package. This package increases thermal efficiency in a standard size IC package. The device is characterized for operation over the industrial temperature range of –40°C to 85°C.

The DAC5675 is a 14-bit resolution high-speed digital-to-analog converter. The DAC5675 is designed for high-speed digital data transmission in wired and wireless communication systems, high-frequency direct-digital synthesis (DDS), and waveform reconstruction in test and measurement applications. The DAC5675 has excellent spurious free dynamic range (SFDR) at high intermediate frequencies, which makes the DAC5675 well suited for multicarrier transmission in TDMA and CDMA based cellular base transceiver stations BTS.

The DAC5675 operates from a single-supply voltage of 3.3 V. Power dissipation is 820 mW at fclk = 400 MSPS, fout = 70 MHz. The DAC5675 provides a nominal full-scale differential current output of 20 mA, supporting both single-ended and differential applications. The output current can be directly fed to the load with no additional external output buffer required. The output is referred to the analog supply voltage AVDD.

The DAC5675 is manufactured on Texas Instruments advanced high-speed mixed-signal BiCMOS process.

The DAC5675 comprises a LVDS (low-voltage differential signaling) interface. LVDS features a low differential voltage swing with a low constant power consumption across frequency, allowing for high speed data transmission with low noise levels, i.e., low electromagnetic interference (EMI). LVDS is typically implemented in low-voltage digital CMOS processes, making it the ideal technology for high-speed interfacing between the DAC5675 and high-speed low-voltage CMOS ASICs or FPGAs. The DAC5675 current-source-array architecture supports update rates of up to 400 MSPS. On-chip edge-triggered input latches provide for minimum setup and hold times thereby relaxing interface timing.

The DAC5675 has been specifically designed for a differential transformer coupled output with a 50- doubly terminated load. With the 20-mA full-scale output current, both a 4:1 impedance ratio (resulting in an output power of 4 dBm) and 1:1 impedance ratio transformer (–2 dBm) is supported. The last configuration is preferred for optimum performance at high output frequencies and update rates. The output voltage compliance ranges from 2.15 V to AVDD + 0.03 V.

An accurate on-chip 1.2-V temperature compensated bandgap reference and control amplifier allows the user to adjust this output current from 20 mA down to 2 mA. This provides 20-dB gain range control capabilities. Alternatively, an external reference voltage may be applied. The DAC5675 features a SLEEP mode, which reduces the standby power to approximately 150 mW.

The DAC5675 is available in a 48-pin HTQPP thermally enhanced PowerPad package. This package increases thermal efficiency in a standard size IC package. The device is characterized for operation over the industrial temperature range of –40°C to 85°C.

다운로드 스크립트와 함께 비디오 보기 동영상

기술 자료

star =TI에서 선정한 이 제품의 인기 문서
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하십시오.
3개 모두 보기
유형 직함 날짜
* Data sheet DAC5675: 14-Bit, 400-MSPS Digital-To-Analog Converter datasheet (Rev. C) 2004/08/27
Application note CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters 2008/06/08
Application note Phase Noise Performance and Jitter Cleaning Ability of CDCE72010 2008/06/02

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

시뮬레이션 툴

PSPICE-FOR-TI — TI 설계 및 시뮬레이션 툴용 PSpice®

TI용 PSpice®는 아날로그 회로의 기능을 평가하는 데 사용되는 설계 및 시뮬레이션 환경입니다. 완전한 기능을 갖춘 이 설계 및 시뮬레이션 제품군은 Cadence®의 아날로그 분석 엔진을 사용합니다. 무료로 제공되는 TI용 PSpice에는 아날로그 및 전력 포트폴리오뿐 아니라 아날로그 행동 모델에 이르기까지 업계에서 가장 방대한 모델 라이브러리 중 하나가 포함되어 있습니다.

TI 설계 및 시뮬레이션 환경용 PSpice는 기본 제공 라이브러리를 이용해 복잡한 혼합 신호 설계를 시뮬레이션할 수 있습니다. 레이아웃 및 제작에 (...)
패키지 CAD 기호, 풋프린트 및 3D 모델
HTQFP (PHP) 48 Ultra Librarian

주문 및 품질

포함된 정보:
  • RoHS
  • REACH
  • 디바이스 마킹
  • 납 마감/볼 재질
  • MSL 등급/피크 리플로우
  • MTBF/FIT 예측
  • 물질 성분
  • 인증 요약
  • 지속적인 신뢰성 모니터링
포함된 정보:
  • 팹 위치
  • 조립 위치

권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상