제품 상세 정보

Resolution (Bits) 14 Sample rate (max) (ksps) 200 Number of input channels 8 Interface type SPI Architecture SAR Input type Pseudo-Differential, Single-ended Multichannel configuration Multiplexed Rating Catalog Reference mode External, Internal Input voltage range (max) (V) 5 Input voltage range (min) (V) 0 Features Oscillator Operating temperature range (°C) -40 to 85 Power consumption (typ) (mW) 20 Analog supply (min) (V) 4.5 Analog supply voltage (max) (V) 5.5 SNR (dB) 81 Digital supply (min) (V) 2.7 Digital supply (max) (V) 5.5
Resolution (Bits) 14 Sample rate (max) (ksps) 200 Number of input channels 8 Interface type SPI Architecture SAR Input type Pseudo-Differential, Single-ended Multichannel configuration Multiplexed Rating Catalog Reference mode External, Internal Input voltage range (max) (V) 5 Input voltage range (min) (V) 0 Features Oscillator Operating temperature range (°C) -40 to 85 Power consumption (typ) (mW) 20 Analog supply (min) (V) 4.5 Analog supply voltage (max) (V) 5.5 SNR (dB) 81 Digital supply (min) (V) 2.7 Digital supply (max) (V) 5.5
SOIC (DW) 24 159.65 mm² 15.5 x 10.3 TSSOP (PW) 24 49.92 mm² 7.8 x 6.4
  • 14-Bit Resolution
  • Maximum Throughput 200 KSPS
  • Analog Input Range 0-V to Reference Voltage
  • Multiple Analog Inputs:
    • 8 Channels for TLC3548
    • 4 Channels for TLC3544
  • Pseudodifferential Analog Inputs
  • SPI/DSP-Compatible Serial Interfaces With SCLK up to 25 MHz
  • Single 5-V Analog Supply; 3-/5-V Digital Supply
  • Low Power:
    • 4 mA (Internal Reference: 1.8 mA) for Normal Operation
    • 20 µA in Autopower-Down
  • Built-In 4-V Reference, Conversion Clock and 8x FIFO
  • Hardware-Controlled and Programmable Sampling Period
  • Programmable Autochannel Sweep and Repeat
  • Hardware Default Configuration
  • INL: ±1 LSB Max
  • DNL: ±1 LSB Max
  • SINAD: 80.8 dB
  • THD: –95 dB

  • 14-Bit Resolution
  • Maximum Throughput 200 KSPS
  • Analog Input Range 0-V to Reference Voltage
  • Multiple Analog Inputs:
    • 8 Channels for TLC3548
    • 4 Channels for TLC3544
  • Pseudodifferential Analog Inputs
  • SPI/DSP-Compatible Serial Interfaces With SCLK up to 25 MHz
  • Single 5-V Analog Supply; 3-/5-V Digital Supply
  • Low Power:
    • 4 mA (Internal Reference: 1.8 mA) for Normal Operation
    • 20 µA in Autopower-Down
  • Built-In 4-V Reference, Conversion Clock and 8x FIFO
  • Hardware-Controlled and Programmable Sampling Period
  • Programmable Autochannel Sweep and Repeat
  • Hardware Default Configuration
  • INL: ±1 LSB Max
  • DNL: ±1 LSB Max
  • SINAD: 80.8 dB
  • THD: –95 dB

The TLC3544 and TLC3548 are a family of 14-bit resolution high-performance, low-power, CMOS analog-to-digital converters (ADC). All devices operate from a single 5-V analog power supply and 3-V to 5-V digital supply. The serial interface consists of four digital inputs [chip select (CS\), frame sync (FS), serial input-output clock (SCLK), serial data input (SDI)], and a 3-state serial data output (SDO). CS\ (works as SS\, slave select), SDI, SDO, and SCLK form an SPI interface. FS, SDI, SDO, and SCLK form a DSP interface. The frame sync signal (FS) indicates the start of a serial data frame being transferred. When multiple converters connect to one serial port of a DSP, CS\ works as the chip select to allow the host DSP to access the individual converter. CS\ can be tied to ground if only one converter is used. FS must be tied to DVDD if it is not used (such as in an SPI interface). When SDI is tied to DVDD, the device is set in hardware default mode after power-on, and no software configuration is required. In the simplest case, only three wires (SDO, SCLK, and CS\ or FS) are needed to interface with the host.

In addition to being a high-speed ADC with versatile control capability, these devices have an on-chip analog multiplexer (MUX) that can select any analog input or one of three self-test voltages. The sample-and-hold function is automatically started after the fourth SCLK (normal sampling) or can be controlled by CSTART\ to extend the sampling period (extended sampling). The normal sampling period can also be programmed as short sampling (12 SCLKs) or long sampling (44 SCLKs) to accommodate the faster SCLK operation popular among high-performance signal processors. The TLC3544 and TLC3548 are designed to operate with low power consumption. The power saving feature is further enhanced with software power-down/ autopower-down modes and programmable conversion speeds. The conversion clock (internal OSC) is built in. The converter can also use an external SCLK as the conversion clock for maximum flexibility. The TLC3544 and TLC3548 have a 4-V internal reference. The converters are specified with unipolar input range of 0-V to 5-V when a 5-V external reference is used.

The TLC3544 and TLC3548 are a family of 14-bit resolution high-performance, low-power, CMOS analog-to-digital converters (ADC). All devices operate from a single 5-V analog power supply and 3-V to 5-V digital supply. The serial interface consists of four digital inputs [chip select (CS\), frame sync (FS), serial input-output clock (SCLK), serial data input (SDI)], and a 3-state serial data output (SDO). CS\ (works as SS\, slave select), SDI, SDO, and SCLK form an SPI interface. FS, SDI, SDO, and SCLK form a DSP interface. The frame sync signal (FS) indicates the start of a serial data frame being transferred. When multiple converters connect to one serial port of a DSP, CS\ works as the chip select to allow the host DSP to access the individual converter. CS\ can be tied to ground if only one converter is used. FS must be tied to DVDD if it is not used (such as in an SPI interface). When SDI is tied to DVDD, the device is set in hardware default mode after power-on, and no software configuration is required. In the simplest case, only three wires (SDO, SCLK, and CS\ or FS) are needed to interface with the host.

In addition to being a high-speed ADC with versatile control capability, these devices have an on-chip analog multiplexer (MUX) that can select any analog input or one of three self-test voltages. The sample-and-hold function is automatically started after the fourth SCLK (normal sampling) or can be controlled by CSTART\ to extend the sampling period (extended sampling). The normal sampling period can also be programmed as short sampling (12 SCLKs) or long sampling (44 SCLKs) to accommodate the faster SCLK operation popular among high-performance signal processors. The TLC3544 and TLC3548 are designed to operate with low power consumption. The power saving feature is further enhanced with software power-down/ autopower-down modes and programmable conversion speeds. The conversion clock (internal OSC) is built in. The converter can also use an external SCLK as the conversion clock for maximum flexibility. The TLC3544 and TLC3548 have a 4-V internal reference. The converters are specified with unipolar input range of 0-V to 5-V when a 5-V external reference is used.

다운로드 스크립트와 함께 비디오 보기 동영상

기술 문서

star =TI에서 선정한 이 제품의 인기 문서
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하십시오.
모두 보기4
유형 직함 날짜
* Data sheet 5-V Analog, 3-/5-V Digital, 14-Bit, 200-KSPS, 4-/8-Channels Serial Analog-to-Dig datasheet (Rev. C) 2003/04/10
Application note Interfacing the TLC3544 or TLC3548 ADC to the MSP430F149 MCU (Rev. B) PDF | HTML 2018/09/24
E-book Best of Baker's Best: Precision Data Converters -- SAR ADCs 2015/05/21
Application note Determining Minimum Acquisition Times for SAR ADCs, part 2 2011/03/17

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

계산 툴

ANALOG-ENGINEER-CALC — 아날로그 엔지니어의 계산기

The Analog Engineer’s Calculator is designed to speed up many of the repetitive calculations that analog circuit design engineers use on a regular basis. This PC-based tool provides a graphical interface with a list of various common calculations ranging from setting op-amp gain with feedback (...)
시뮬레이션 툴

PSPICE-FOR-TI — TI 설계 및 시뮬레이션 툴용 PSpice®

TI용 PSpice®는 아날로그 회로의 기능을 평가하는 데 사용되는 설계 및 시뮬레이션 환경입니다. 완전한 기능을 갖춘 이 설계 및 시뮬레이션 제품군은 Cadence®의 아날로그 분석 엔진을 사용합니다. 무료로 제공되는 TI용 PSpice에는 아날로그 및 전력 포트폴리오뿐 아니라 아날로그 행동 모델에 이르기까지 업계에서 가장 방대한 모델 라이브러리 중 하나가 포함되어 있습니다.

TI 설계 및 시뮬레이션 환경용 PSpice는 기본 제공 라이브러리를 이용해 복잡한 혼합 신호 설계를 시뮬레이션할 수 있습니다. 레이아웃 및 제작에 (...)
시뮬레이션 툴

TINA-TI — SPICE 기반 아날로그 시뮬레이션 프로그램

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
사용 설명서: PDF
패키지 다운로드
SOIC (DW) 24 옵션 보기
TSSOP (PW) 24 옵션 보기

주문 및 품질

포함된 정보:
  • RoHS
  • REACH
  • 디바이스 마킹
  • 납 마감/볼 재질
  • MSL 등급/피크 리플로우
  • MTBF/FIT 예측
  • 물질 성분
  • 인증 요약
  • 지속적인 신뢰성 모니터링
포함된 정보:
  • 팹 위치
  • 조립 위치

권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상