홈 마이크로컨트롤러(MCU) 및 프로세서 DSP(디지털 신호 프로세서)
홈
마이크로컨트롤러(MCU) 및 프로세서
DSP(디지털 신호 프로세서)

TMS320C54CST

마지막 구매

클라이언트측 전화용 디지털 신호 프로세서(DSP만 해당)

지금 주문
데이터시트
정오표

TMS320C54CST

마지막 구매
데이터시트 지금 주문

제품 상세 정보

DSP type 1 C54x DSP (max) (MHz) 120 CPU 16-bit Rating Catalog Operating temperature range (°C) to
DSP type 1 C54x DSP (max) (MHz) 120 CPU 16-bit Rating Catalog Operating temperature range (°C) to
LQFP (PGE) 144 484 mm² 22 x 22
  • On-Chip ROM
    • 128K × 16-Bit Configured for Program Memory
    • Contains 14 TMS320™ DSP Algorithm Standard Compliant Telephony Algorithms
  • 40K x 16-Bit On-Chip RAM Composed of Five Blocks of 8K × 16-Bit On-Chip Dual-Access Program/Data RAM
  • CST Software in ROM:
    • Data Transfer (Modem up to V.32BIS 14400 bps)
    • Telephony Signals Processing (DTMF, CPTD, Caller ID)
    • Voice Processing (Echo Canceller, G726, VAD, CNG, AGC)
  • Configurable in Either:
    • Chipset Mode: Stand-Alone Telephony/Data Modem (ROM-Only Code Execution)
    • Flex Mode: Code Execution From RAM, ROM, or External.
  • Advanced Multibus Architecture With Three Separate 16-Bit Data Memory Buses and One Program Memory Bus
  • 40-Bit Arithmetic Logic Unit (ALU) Including a 40-Bit Barrel Shifter and Two Independent 40-Bit Accumulators
  • 17- × 17-Bit Parallel Multiplier Coupled to a 40-Bit Dedicated Adder for Non-Pipelined Single-Cycle Multiply/Accumulate (MAC) Operation
  • Exponent Encoder to Compute an Exponent Value of a 40-Bit Accumulator Value in a Single Cycle
  • Data Bus With a Bus Holder Feature
  • Extended Addressing Mode for 8M × 16-Bit Maximum Addressable External Program Space
  • Enhanced External Parallel Interface (XIO2)
  • Single-Instruction-Repeat and Block-Repeat Operations for Program Code
  • Block-Memory-Move Instructions for Better Program and Data Management
  • Instructions With a 32-Bit Long Word Operand
  • Instructions With Two- or Three-Operand Reads
  • Arithmetic Instructions With Parallel Store and Parallel Load
  • Conditional Store Instructions
  • Fast Return From Interrupt
  • On-Chip Peripherals
    • Software-Programmable Wait-State Generator and Programmable Bank-Switching
    • On-Chip Programmable Phase-Locked Loop (PLL) Clock Generator With External Clock Source
    • Two 16-Bit Timers
    • Six-Channel Direct Memory Access (DMA) Controller
    • Two Multichannel Buffered Serial Ports (McBSPs)
    • 8/16-Bit Enhanced Parallel Host-Port Interface (HPI8/16)
    • Universal Asynchronous Receiver/ Transmitter (UART) With Integrated Baud Rate Generator
    • Integrated Direct Access Arrangement (DAA) Module
  • Power Consumption Control With IDLE1, IDLE2, and IDLE3 Instructions With Power-Down Modes
  • CLKOUT Off Control to Disable CLKOUT
  • On-Chip Scan-Based Emulation Logic, IEEE Std 1149.1 (JTAG) Boundary Scan Logic
  • 144-Pin Ball Grid Array (BGA) (GGU Suffix)
  • 144-Pin Low-Profile Quad Flatpack (LQFP) (PGE Suffix)
  • 8.33-ns Single-Cycle Fixed-Point Instruction Execution Time (120 MIPS)
  • 3.3-V I/O Supply Voltage
  • 1.5-V Core Supply Voltage

All trademarks are the property of their respective owners.
TMS320 is a trademark of Texas Instruments.
IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.
NOTE: This data manual is designed to be used in conjunction with the TMS320C54x™ DSP Functional Overview (literature number SPRU307).
TMS320C54x is a trademark of Texas Instruments.
  • On-Chip ROM
    • 128K × 16-Bit Configured for Program Memory
    • Contains 14 TMS320™ DSP Algorithm Standard Compliant Telephony Algorithms
  • 40K x 16-Bit On-Chip RAM Composed of Five Blocks of 8K × 16-Bit On-Chip Dual-Access Program/Data RAM
  • CST Software in ROM:
    • Data Transfer (Modem up to V.32BIS 14400 bps)
    • Telephony Signals Processing (DTMF, CPTD, Caller ID)
    • Voice Processing (Echo Canceller, G726, VAD, CNG, AGC)
  • Configurable in Either:
    • Chipset Mode: Stand-Alone Telephony/Data Modem (ROM-Only Code Execution)
    • Flex Mode: Code Execution From RAM, ROM, or External.
  • Advanced Multibus Architecture With Three Separate 16-Bit Data Memory Buses and One Program Memory Bus
  • 40-Bit Arithmetic Logic Unit (ALU) Including a 40-Bit Barrel Shifter and Two Independent 40-Bit Accumulators
  • 17- × 17-Bit Parallel Multiplier Coupled to a 40-Bit Dedicated Adder for Non-Pipelined Single-Cycle Multiply/Accumulate (MAC) Operation
  • Exponent Encoder to Compute an Exponent Value of a 40-Bit Accumulator Value in a Single Cycle
  • Data Bus With a Bus Holder Feature
  • Extended Addressing Mode for 8M × 16-Bit Maximum Addressable External Program Space
  • Enhanced External Parallel Interface (XIO2)
  • Single-Instruction-Repeat and Block-Repeat Operations for Program Code
  • Block-Memory-Move Instructions for Better Program and Data Management
  • Instructions With a 32-Bit Long Word Operand
  • Instructions With Two- or Three-Operand Reads
  • Arithmetic Instructions With Parallel Store and Parallel Load
  • Conditional Store Instructions
  • Fast Return From Interrupt
  • On-Chip Peripherals
    • Software-Programmable Wait-State Generator and Programmable Bank-Switching
    • On-Chip Programmable Phase-Locked Loop (PLL) Clock Generator With External Clock Source
    • Two 16-Bit Timers
    • Six-Channel Direct Memory Access (DMA) Controller
    • Two Multichannel Buffered Serial Ports (McBSPs)
    • 8/16-Bit Enhanced Parallel Host-Port Interface (HPI8/16)
    • Universal Asynchronous Receiver/ Transmitter (UART) With Integrated Baud Rate Generator
    • Integrated Direct Access Arrangement (DAA) Module
  • Power Consumption Control With IDLE1, IDLE2, and IDLE3 Instructions With Power-Down Modes
  • CLKOUT Off Control to Disable CLKOUT
  • On-Chip Scan-Based Emulation Logic, IEEE Std 1149.1 (JTAG) Boundary Scan Logic
  • 144-Pin Ball Grid Array (BGA) (GGU Suffix)
  • 144-Pin Low-Profile Quad Flatpack (LQFP) (PGE Suffix)
  • 8.33-ns Single-Cycle Fixed-Point Instruction Execution Time (120 MIPS)
  • 3.3-V I/O Supply Voltage
  • 1.5-V Core Supply Voltage

All trademarks are the property of their respective owners.
TMS320 is a trademark of Texas Instruments.
IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.
NOTE: This data manual is designed to be used in conjunction with the TMS320C54x™ DSP Functional Overview (literature number SPRU307).
TMS320C54x is a trademark of Texas Instruments.

The 54CST are based on an advanced modified Harvard architecture that has one program memory bus and three data memory buses. These processors provide an arithmetic logic unit (ALU) with a high degree of parallelism, application-specific hardware logic, on-chip memory, and additional on-chip peripherals. The basis of the operational flexibility and speed of these DSPs is a highly specialized instruction set.

Separate program and data spaces allow simultaneous access to program instructions and data, providing a high degree of parallelism. Two read operations and one write operation can be performed in a single cycle. Instructions with parallel store and application-specific instructions can fully utilize this architecture. In addition, data can be transferred between data and program spaces. Such parallelism supports a powerful set of arithmetic, logic, and bit-manipulation operations that can all be performed in a single machine cycle. These DSPs also include the control mechanisms to manage interrupts, repeated operations, and function calls.

The 54CST are based on an advanced modified Harvard architecture that has one program memory bus and three data memory buses. These processors provide an arithmetic logic unit (ALU) with a high degree of parallelism, application-specific hardware logic, on-chip memory, and additional on-chip peripherals. The basis of the operational flexibility and speed of these DSPs is a highly specialized instruction set.

Separate program and data spaces allow simultaneous access to program instructions and data, providing a high degree of parallelism. Two read operations and one write operation can be performed in a single cycle. Instructions with parallel store and application-specific instructions can fully utilize this architecture. In addition, data can be transferred between data and program spaces. Such parallelism supports a powerful set of arithmetic, logic, and bit-manipulation operations that can all be performed in a single machine cycle. These DSPs also include the control mechanisms to manage interrupts, repeated operations, and function calls.
open-in-new 기타 DSP(디지털 신호 프로세서) 찾기
다운로드 스크립트와 함께 비디오 보기 동영상

TI에서 제공하는 설계 지원 없음

이 제품은 새로운 콘텐츠 또는 소프트웨어 업데이트와 같은 새로운 프로젝트에 대한 TI의 지속적인 설계 지원을 받지 않습니다. 가능한 경우 제품 폴더에서 관련 자료, 소프트웨어 및 툴을 확인할 수 있습니다. TI E2ETM 지원 포럼에서 보관된 정보를 검색할 수도 있습니다.

기술 문서

star =TI에서 선정한 이 제품의 인기 문서
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하십시오.
모두 보기24
유형 직함 날짜
* Data sheet TMS320C54CST Client Side Telephony DSP datasheet (Rev. C) 2008/10/22
* Errata TMS320C54CST MicroStar BGA Discontinued and Redesigned 2020/05/21
Application note How to Migrate CCS 3.x Projects to the Latest CCS (Rev. A) PDF | HTML 2021/05/19
Application note TMS320C54CST Bootloader Technical Reference (Rev. A) 2003/09/12
Product overview Client Side Telephony Product Bulletin (Rev. B) 2003/07/11
User guide TMS320C54x Chip Support Library API Reference Guide (Rev. D) 2003/05/05
User guide Caller ID (CID) Algorithm User's Guide 2003/03/18
User guide Comfort Noise Generator (CNG) Algorithm User's Guide 2003/03/18
User guide Echo Canceller (EC) Algorithm User's Guide 2003/03/18
User guide G726 Algorithm User's Guide 2003/03/18
User guide ModemIntegrator Algorithm User's Guide 2003/03/18
User guide TMS320C54CST Caller ID I & II Algorithm (Rev. A) 2003/03/18
User guide TMS320C54CST Data Modem Algorithm (Rev. A) 2003/03/18
User guide TMS320C54CST G.165/G.168 Echo Canceller Algorithm (Rev. A) 2003/03/18
User guide TMS320C54CST G.726 Algorithm (Rev. A) 2003/03/18
User guide TMS320C54CST Universal Multi Tone Detector/Generator Algorithm (Rev. A) 2003/03/18
User guide TMS320C54CST V.42/V.42bis Algorithm (Rev. A) 2003/03/18
User guide TMS320C54CST VAD, AGC, CNG Algorithm (Rev. A) 2003/03/18
User guide Universal Multifrequency Tone Detector (UMTD) Algorithm User's Guide 2003/03/18
User guide Universal Multifrequency Tone Generator (UMTG) 2003/03/18
User guide Voice Activity Detector (VAD) Algorithm User's Guide 2003/03/18
Application note Client Side Telephony (CST) Chipset Mode 2003/01/06
User guide Client Side Telephony (CST) Chip Software User's Guide (Rev. A) 2002/03/19
Application note Client Side Telephony (CST) Chip Flex Mode Flex Examples Description 2002/01/07

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

평가 보드

TMDSDSK5416 — TMS320C5416 DSP 스타터 키트(DSK)

The TMS320C5416 DSP starter kit (DSK) is a low-cost development platform designed to speed the development of power-efficient applications based on TI's TMS320C54x DSPs. The kit, which provides new performance-enhancing features such as USB communications and true plug-and-play functionality, gives (...)
TI.com에서 구매할 수 없습니다
설계 툴

PROCESSORS-3P-SEARCH — Arm 기반 MPU, arm 기반 MCU 및 DSP 타사 검색 툴

TI는 여러 회사와의 협력을 통해 TI 프로세서를 사용하여 광범위한 소프트웨어, 툴 및 SOM을 제공해서 생산 단계로 가는 속도를 높이고 있습니다. 이 검색 툴을 다운로드하여 타사 솔루션을 빠르게 검색하고 필요에 맞는 올바른 타사를 찾아보세요. 여기에 나열된 소프트웨어, 툴 및 모듈은 텍사스 인스트루먼트가 아닌 독립적인 타사에서 생산 및 관리하고 있습니다.

검색 툴은 다음과 같이 제품 유형별로 분류되어 있습니다.

  • 툴에는 IDE/컴파일러, 디버그 및 추적, 시뮬레이션 및 모델링 소프트웨어, 플래시 프로그래머가 포함되어 있습니다.
  • OS에는 (...)
다운로드
패키지 핀 다운로드
LQFP (PGE) 144 옵션 보기
TI의 평가 항목에 대한 표준 약관이 적용됩니다.

주문 및 품질

포함된 정보:
  • RoHS
  • REACH
  • 디바이스 마킹
  • 납 마감/볼 재질
  • MSL 등급/피크 리플로우
  • MTBF/FIT 예측
  • 물질 성분
  • 인증 요약
  • 지속적인 신뢰성 모니터링
포함된 정보:
  • 팹 위치
  • 조립 위치

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

포럼 주제 모두 보기(영문)

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상