產品詳細資料

Technology family HC Number of channels 8 IOL (max) (mA) 6 Supply current (max) (µA) 160 IOH (max) (mA) -6 Input type Standard CMOS Output type 3-State Features Balanced outputs, High speed (tpd 10-50ns), Input clamp diode Rating Catalog Operating temperature range (°C) -55 to 125
Technology family HC Number of channels 8 IOL (max) (mA) 6 Supply current (max) (µA) 160 IOH (max) (mA) -6 Input type Standard CMOS Output type 3-State Features Balanced outputs, High speed (tpd 10-50ns), Input clamp diode Rating Catalog Operating temperature range (°C) -55 to 125
SOIC (DW) 20 131.84 mm² (12.8 mm × 10.3 mm) TSSOP (PW) 20 41.6 mm² (6.5 mm × 6.4 mm) PDIP (N) 20 228.702 mm² (24.33 mm × 9.4 mm)
  • ’HC540, CD74HCT540: inverting
  • ’HC541, ’HCT541: non-inverting
  • Buffered inputs
  • Three-state outputs
  • Bus line driving capability
  • Typical propagation delay = 9 ns at VCC = 5 V, CL = 15 pF, TA = 25℃
  • Fanout (over temperature range)
    • Standard outputs: 10 LSTTL loads
    • Bus driver outputs: 15 LSTTL loads
  • Wide operating temperature range: –55℃ to 125℃
  • Balanced propagation delay and transition times
  • Significant power reduction compared to LSTTL Logic ICs
  • HC types
    • 2 V to 6 V operation
    • High noise immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5 V
  • HCT types
    • 4.5 V to 5.5 V operation
    • Direct LSTTL input logic compatibility, VIL = 0.8 V (max), VIH = 2 V (min)
    • CMOS input compatibility, II ≤ 1 µA at VOL, VOH
  • ’HC540, CD74HCT540: inverting
  • ’HC541, ’HCT541: non-inverting
  • Buffered inputs
  • Three-state outputs
  • Bus line driving capability
  • Typical propagation delay = 9 ns at VCC = 5 V, CL = 15 pF, TA = 25℃
  • Fanout (over temperature range)
    • Standard outputs: 10 LSTTL loads
    • Bus driver outputs: 15 LSTTL loads
  • Wide operating temperature range: –55℃ to 125℃
  • Balanced propagation delay and transition times
  • Significant power reduction compared to LSTTL Logic ICs
  • HC types
    • 2 V to 6 V operation
    • High noise immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5 V
  • HCT types
    • 4.5 V to 5.5 V operation
    • Direct LSTTL input logic compatibility, VIL = 0.8 V (max), VIH = 2 V (min)
    • CMOS input compatibility, II ≤ 1 µA at VOL, VOH
下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
針腳對針腳的功能與所比較的裝置相同。
SN74AHC541 現行 具有 3 態輸出的 8 通道 2-V 至 5.5-V 緩衝器 Voltage range 2V to 5.5V, average propagation delay 12ns, average drive strength 9mA
CD74AC541 現行 具有 3 態輸出的 8 通道 1.5-V 至 5.5-V 緩衝器 Voltage range 2V to 6V, average propagation delay 7ns, average drive strength 24mA

技術文件

找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 1
重要文件 類型 標題 格式選項 下載最新的英文版本 日期
* 資料表 CDx4HC(T)541 High-Speed CMOS Logic Octal Buffer and Line Drivers Three-State datasheet (Rev. E) PDF | HTML 2022/10/14

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

14-24-LOGIC-EVM — 適用於 14 針腳至 24 針腳 D、DB、DGV、DW、DYY、NS 和 PW 封裝的邏輯產品通用評估模組

14-24-LOGIC-EVM 評估模組 (EVM) 設計用於支援任何 14 針腳至 24 針腳 D、DW、DB、NS、PW、DYY 或 DGV 封裝的任何邏輯裝置。

使用指南: PDF | HTML
支援產品和硬體
有庫存
限制:
??asset.out-of-stock-ti_zh_TW??
無法提供
模擬型號

CD74HC541 Behavioral SPICE Model

SCHM089.ZIP (7 KB) - PSpice 模型
支援產品和硬體
封裝 針腳 CAD 符號、佔位空間與 3D 模型
SOIC (DW) 20 Ultra Librarian
TSSOP (PW) 20 Ultra Librarian
PDIP (N) 20 Ultra Librarian

訂購與品質

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片