DAC8550
- Relative Accuracy: 8 LSB
- Glitch Energy: 0.1 nV-s
- MicroPower Operation: 140 µA at 2.7 V
- Power-On Reset to Midscale
- Power Supply: 2.7 V to 5.5 V
- 16-Bit Monotonic
- Settling Time: 10 µs to ±0.003% FSR
- Low-Power Serial Interface with Schmitt-Triggered Inputs
- On-Chip Output Buffer Amplifier with Rail-to-Rail Output Amplifier
- Power-Down Capability
- 2s Complement Input
- SYNC Interrupt Facility
- Drop-In Compatible with DAC8531/01 and DAC8551 (Binary Input)
- Available in a Tiny MSOP-8 Package
The DAC8550 is a small, low-power, voltage output, 16-bit digital-to-analog converter (DAC). It is monotonic, provides good linearity, and minimizes undesired code-to-code transient voltages. The DAC8550 uses a versatile, 3-wire serial interface that operates at clock rates of up to 30 MHz and is compatible with standard SPI™, QSPI™, Microwire™, and digital signal processor (DSP) interfaces.
The DAC8550 requires an external reference voltage to set its output range. The DAC8550 incorporates a power-on reset circuit that ensures that the DAC output powers up at midscale and remains there until a valid write takes place to the device. The DAC8550 contains a power-down feature, accessed over the serial interface, that reduces the current consumption of the device to 200 nA at 5 V.
The low-power consumption of this device in normal operation makes it ideal for portable, battery-operated equipment. Power consumption is 0.38 mW at 2.7 V, reducing to less than 1 µW in power-down mode.
The DAC8550 is available in an MSOP-8 package.
For additional flexibilty, see the DAC8551, a binary-coded counterpart to the DAC8550.
技術文件
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | DAC8550 16-bit, Ultra-Low Glitch, Voltage Output Digital-To-Analog Converter datasheet (Rev. H) | PDF | HTML | 2017/6/23 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
EVMK2GX — 66AK2Gx 1GHz 評估模組
EVMK2GX(亦稱為「K2G」)1GHz 評估模組 (EVM) 可讓開發人員立即開始評估 66AK2Gx 處理器系列,並加快音訊、工業馬達控制、智慧電網保護和其他高可靠性,即時運算密集應用的開發速度。66AK2Gx 與現有的 KeyStone 式 SoC 裝置類似,可讓 DSP 與 Arm® 核心控制系統中的所有記憶體和週邊設備。此架構有助於實現最大軟體彈性以及以 DSP 或 Arm 為中心的系統設計。
此 EVM 受 Linux 和 TI-RTOS 作業系統的處理器 SDK 支援,並具備 USB、PCIe 與 Gigabit 乙太網路等關鍵週邊設備。它包括電路板管理控制器、SD (...)
ADC-DAC-TO-VREF-SELECT-DESIGN-TOOL — The ADC-TO-VREF-SELECT tool enables the pairing of TI ADCs, DACs, and series voltage references.
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| VSSOP (DGK) | 8 | Ultra Librarian |
訂購與品質
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。