DRA750
- Architecture designed for infotainment applications
- Video,
image, and graphics processing support
- Full-HD video (1920 × 1080p, 60 fps)
- Multiple video input and video output
- 2D and 3D graphics
- Dual Arm® Cortex®-A15 microprocessor subsystem
- Up to two C66x floating-point VLIW DSP
- Fully object-code compatible with C67x and C64x+
- Up to thirty-two 16 x 16-Bit fixed-point multiplies per cycle
- Up to 2.5MB of on-chip L3 RAM
- Level 3 (L3) and level 4 (L4) interconnects
- Two DDR2/DDR3/DDR3L memory interface (EMIF) modules
- Supports up to DDR2-800 and DDR3-1066
- Up to 2GB supported per EMIF
- Dual Arm® Cortex®-M4 Image Processing Units (IPU)
- Up to two Embedded Vision Engines (EVEs)
- IVA subsystem
- Display
subsystem
- Display controller with DMA engine and up to three pipelines
- HDMI™ encoder: HDMI 1.4a and DVI 1.0 compliant
- Video Processing Engine (VPE)
- 2D-graphics accelerator (BB2D)
subsystem
- Vivante® GC320 core
- Dual-core PowerVR® SGX544 3D GPU
- Three Video Input Port (VIP) modules
- Support for up to 10 multiplexed input ports
- General-Purpose Memory Controller (GPMC)
- Enhanced Direct Memory Access (EDMA) controller
- 2-port gigabit ethernet (GMAC)
- Sixteen 32-Bit general-purpose timers
- 32-Bit MPU watchdog timer
- Five Inter-Integrated Circuit (I2C™) ports
- HDQ™/1-Wire® interface
- SATA interface
- MediaLB® (MLB) subsystem
- Ten configurable UART/IrDA/CIR modules
- Four Multichannel Serial Peripheral Interfaces (McSPI)
- Quad SPI (QSPI)
- Eight Multichannel Audio Serial Port (McASP) modules
- SuperSpeed USB 3.0 dual-role device
- Three high-speed USB 2.0 dual-role devices
- Four Multimedia Card/Secure Digital/Secure Digital Input Output interfaces (MMC™/SD®/SDIO)
- PCI-Express® 3.0
subsystems with two 5-Gbps lanes
- One 2-lane gen2-compliant port
- or Two 1-lane gen2-compliant ports
- Dual Controller Area Network (DCAN)
modules
- CAN 2.0B protocol
- Up to 247 General-Purpose I/O (GPIO) pins
- Real-Time Clock SubSystem (RTCSS)
- Device security features
- Hardware crypto accelerators and DMA
- Firewalls
- JTAG® lock
- Secure keys
- Secure ROM and boot
- Power, Reset, and Clock Management (PRCM)
- On-chip debug with CTools technology
- 28-nm CMOS technology
- 23 mm × 23 mm, 0.8-mm pitch, 760-pin BGA (ABC)
DRA75x and DRA74x (Jacinto 6) infotainment applications processors are built to meet the intense processing needs of the modern infotainment-enabled automobile experiences.
The device enables Original-Equipment Manufacturers (OEMs) and Original-Design Manufacturers (ODMs) to quickly implement innovative connectivity technologies, speech recognition, audio streaming, and more. Jacinto 6 devices bring high processing performance through the maximum flexibility of a fully integrated mixed processor solution. The devices also combine programmable video processing with a highly integrated peripheral set.
Programmability is provided by dual-core Arm® Cortex®-A15 RISC CPUs with Arm® Neon™ extension, TI C66x VLIW floating-point DSP core, and Vision AccelerationPac (with one or more EVEs). The Arm allows developers to keep control functions separate from other algorithms programmed on the DSP and coprocessors, thus reducing the complexity of the system software.
Additionally, TI provides a complete set of development tools for the Arm, DSP, and EVE coprocessor, including C compilers and a debugging interface for visibility into source code.
The DRA75x and DRA74x Jacinto 6 processor family is qualified according to the AEC-Q100 standard.
技術文件
設計與開發
電源供應解決方案
為 DRA750 尋找可用的電源供應解決方案。TI 提供適用於 TI 與非 TI 之系統單晶片 (SoC)、處理器、微控制器、感測器或現場可編程邏輯閘陣列 (FPGA) 的電源供應解決方案。
J6PEVM577P — DRA7xP 評估模組
DRA77xP/DRA76xP-ACD 是一個評估平台，旨在允許擴充性及重複使用 DRA77xP 及 DRA76xP JacintoTM 資訊娛樂系統單晶片 (SoC)。其以 Jacinto DRA77xP SoC 為基礎，結合異質可擴充架構，其中混合了兩個 ARM Cortex-A15 微處理器單元、兩個 Arm® Cortex®-M4 處理子系統、每個子系統配備兩個 ARM Cortex 微處理器、兩個數位訊號處理器 (DSPC66x)、一個內含兩個嵌入式視覺引擎 (EVE) 的視覺加速 Pac、2D 和 3D 圖形處理單元（包括 Imagination Technologies 的 (...)
PROCESSOR-SDK-DRA7X — 適用於 DRA7x Jacinto™ 處理器的處理器軟體開發套件 – 支援 Linux、Android 和 RTOS
處理器 SDK Linux Automotive 是 TI 的 Jacinto™ DRAx 資訊娛樂系統 SoC 系列的基礎軟體開發平台。軟體架構可讓使用者開發功能豐富的車載資訊娛樂系統解決方案，例如新一代汽車適用之可重新配置的數位儀表總成、整合式駕駛艙、車內資訊娛樂系統、無線數據通訊、後座娛樂等。SDK 是以通用處理器 SDK 平台為基礎。
焦點- 長期穩定 (LTS) Mainline Linux 核心支援
- U-Boot 開機載入程式支援
- Linaro GNU 編譯器系列 (GCC) 工具鏈
- Yocto Project™ OE Core 相容檔案系統
(...)
SYSCONFIG — Standalone desktop version of SysConfig
CCStudio™ SysConfig is part of TI's extensive CCStudio™ development ecosystem and is a configuration tool that simplifies hardware and software configuration challenges to accelerate software development.
SysConfig provides an intuitive graphical user interface for configuring pins, peripherals, (...)
GHS-INTEGRITY-RTOS — Green Hills INTEGRITY RTOS
VCTR-3P-MICROSAR — 適用於微控制器和高性能電腦 (HPC) 的 Vector MICROSAR AUTOSAR 軟體
MICROSAR 與 DaVinci 產品系列透過適用於微控制器與 HPC 的精密嵌入式軟體和強大開發工具，簡化 ECU 開發。有了先進的基礎架構軟體，您即可為 ECU 建立最佳基礎，並利用相關工具簡化所有相關開發作業。MICROSAR 嵌入式軟體是根據 AUTOSAR 經典和適應性等相關標準所開發。軟體也適合符合最高 ASIL D 之 ISO 26262 標準的安全相關應用。此外，智慧網路安全功能可保護控制單元免受未經授權的存取和竄改。Vector 涵蓋所有汽車與其他工業應用的使用案例。對於配備高性能電腦的軟體定義車輛 (SDV)，其可提供現代車輛作業系統，以做為開放式模組化軟體生態系統。
CLOCKTREETOOL — 適用於 Sitara、車用、視覺分析和數位訊號處理器的時脈樹工具
The Clock Tree Tool (CTT) for Sitara™ ARM®, Automotive, and Digital Signal Processors is an interactive clock tree configuration software that provides information about the clocks and modules in these TI devices. It allows the user to:
- Visualize the device clock tree
- Interact with clock tree (...)
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| FCBGA (ABC) | 760 | Ultra Librarian |
訂購與品質
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。