LM2724A
- Shoot-Through Protection
- Input Under-Voltage-Lock-Out
- 3A Peak Driving Current
- 195µA Quiescent Current
- 28V Input Voltage in Buck Configuration
- SOIC-8 and WSON Packages
All trademarks are the property of their respective owners.
The LM2724A is a dual N-channel MOSFET driver which can drive both the top and bottom MOSFETs in a push-pull structure simultaneously. The LM2724A takes a logic input and splits it into two complimentary signals with a typical 20ns dead time in between. The built-in cross-conduction protection circuitry prevents the top and bottom MOSFETs from turning on simultaneously. With a bias voltage of 5V, the peak sourcing and sinking current for each driver of the LM2724A is about 3A. Input UVLO (Under-Voltage-Lock-Out) ensures that all the driver outputs stay low until the supply rail exceeds the power-on threshold during system power on, or after the supply rail drops below power-on threshold by a specified hysteresis during system power down. The cross-conduction protection circuitry detects both driver outputs and will not turn on a driver until the other driver output is low. The top gate voltage needed by the top MOSFET is obtained through an external boot-strap structure. When not switching, the LM2724A only draws up to 195µA from the 5V rail. The synchronization operation of the bottom MOSFET can be disabled by pulling the SYNC pin to ground.
技術文件
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | LM2724A High Speed 3A Synchronous MOSFET Driver datasheet (Rev. C) | 2013/3/28 | |||
| 應用說明 | Using Half-Bridge Gate Driver to Achieve 100% Duty Cycle for High Side FET | PDF | HTML | 2024/3/25 | |||
| 應用說明 | Bootstrap Circuitry Selection for Half Bridge Configurations (Rev. A) | PDF | HTML | 2023/9/8 | |||
| 應用說明 | Comparative Analysis of Two Different Methods for Gate-Drive Current Boosting (Rev. A) | PDF | HTML | 2022/2/17 | |||
| Application brief | External Gate Resistor Selection Guide (Rev. A) | 2020/2/28 | ||||
| Application brief | Understanding Peak IOH and IOL Currents (Rev. A) | 2020/2/28 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| SOIC (D) | 8 | Ultra Librarian |