LMH6626

現行

單/雙路超低雜訊寬頻運算放大器

產品詳細資料

Architecture Voltage FB Number of channels 2 Total supply voltage (+5 V = 5, ±5 V = 10) (min) (V) 5 Total supply voltage (+5 V = 5, ±5 V = 10) (max) (V) 12 GBW (typ) (MHz) 1600 BW at Acl (MHz) 80 Acl, min spec gain (V/V) 10 Slew rate (typ) (V/µs) 360 Vn at flatband (typ) (nV√Hz) 1 Vn at 1 kHz (typ) (nV√Hz) 1 Iq per channel (typ) (mA) 12 Vos (offset voltage at 25°C) (max) (mV) 0.5 Rail-to-rail No Features Decompensated Rating Catalog Operating temperature range (°C) -40 to 125 CMRR (typ) (dB) 95 Input bias current (max) (pA) 20000000 Offset drift (typ) (µV/°C) 0.25 Iout (typ) (mA) 100 2nd harmonic (dBc) 65 3rd harmonic (dBc) 80 Frequency of harmonic distortion measurement (MHz) 10
Architecture Voltage FB Number of channels 2 Total supply voltage (+5 V = 5, ±5 V = 10) (min) (V) 5 Total supply voltage (+5 V = 5, ±5 V = 10) (max) (V) 12 GBW (typ) (MHz) 1600 BW at Acl (MHz) 80 Acl, min spec gain (V/V) 10 Slew rate (typ) (V/µs) 360 Vn at flatband (typ) (nV√Hz) 1 Vn at 1 kHz (typ) (nV√Hz) 1 Iq per channel (typ) (mA) 12 Vos (offset voltage at 25°C) (max) (mV) 0.5 Rail-to-rail No Features Decompensated Rating Catalog Operating temperature range (°C) -40 to 125 CMRR (typ) (dB) 95 Input bias current (max) (pA) 20000000 Offset drift (typ) (µV/°C) 0.25 Iout (typ) (mA) 100 2nd harmonic (dBc) 65 3rd harmonic (dBc) 80 Frequency of harmonic distortion measurement (MHz) 10
SOIC (D) 8 29.4 mm² (4.9 mm × 6 mm) VSSOP (DGK) 8 14.7 mm² (3 mm × 4.9 mm)
  • VS = ±6 V, TA = 25°C, AV = 20 (Typical Values
    Unless Specified)
  • Gain Bandwidth (LMH6624) 1.5 GHz
  • Input Voltage Noise 0.92 nV/√Hz
  • Input Offset Voltage (limit over temp) 700 µV
  • Slew Rate 350 V/µs
  • Slew Rate (AV = 10) 400 V/µs
  • HD2 at f = 10 MHz, RL = 100 Ω −63 dBc
  • HD3 at f = 10 MHz, RL = 100 Ω −80 dBc
  • Supply Voltage Range (Dual Supply) 2.5 V to 6 V
  • Supply Voltage Range (Single Supply) 5 V to 12 V
  • Improved Replacement for the CLC425 (LMH6624)
  • Stable for Closed Loop |AV| ≥ 10
  • VS = ±6 V, TA = 25°C, AV = 20 (Typical Values
    Unless Specified)
  • Gain Bandwidth (LMH6624) 1.5 GHz
  • Input Voltage Noise 0.92 nV/√Hz
  • Input Offset Voltage (limit over temp) 700 µV
  • Slew Rate 350 V/µs
  • Slew Rate (AV = 10) 400 V/µs
  • HD2 at f = 10 MHz, RL = 100 Ω −63 dBc
  • HD3 at f = 10 MHz, RL = 100 Ω −80 dBc
  • Supply Voltage Range (Dual Supply) 2.5 V to 6 V
  • Supply Voltage Range (Single Supply) 5 V to 12 V
  • Improved Replacement for the CLC425 (LMH6624)
  • Stable for Closed Loop |AV| ≥ 10

The LMH6624 and LMH6626 devices offer wide bandwidth (1.5 GHz for single, 1.3 GHz for dual) with very low input noise (0.92 nV/√Hz, 2.3 pA/√Hz) and ultra-low dc errors (100 µV VOS, ±0.1 µV/°C drift) providing very precise operational amplifiers with wide dynamic range. This enables the user to achieve closed-loop gains of greater than 10, in both inverting and non-inverting configurations.

The LMH6624 (single) and LMH6626 (dual) traditional voltage feedback topology provide the following benefits: balanced inputs, low offset voltage and offset current, very low offset drift, 81dB open loop gain, 95dB common mode rejection ratio, and 88dB power supply rejection ratio.

The LMH6624 and LMH6626 devices operate from ±2.5 V to ±6 V in dual supply mode and from 5 V to 12 V in single supply configuration.

LMH6624 is offered in SOT-23-5 and SOIC-8 packages. The LMH6626 is offered in SOIC-8 and VSSOP-8 packages.

The LMH6624 and LMH6626 devices offer wide bandwidth (1.5 GHz for single, 1.3 GHz for dual) with very low input noise (0.92 nV/√Hz, 2.3 pA/√Hz) and ultra-low dc errors (100 µV VOS, ±0.1 µV/°C drift) providing very precise operational amplifiers with wide dynamic range. This enables the user to achieve closed-loop gains of greater than 10, in both inverting and non-inverting configurations.

The LMH6624 (single) and LMH6626 (dual) traditional voltage feedback topology provide the following benefits: balanced inputs, low offset voltage and offset current, very low offset drift, 81dB open loop gain, 95dB common mode rejection ratio, and 88dB power supply rejection ratio.

The LMH6624 and LMH6626 devices operate from ±2.5 V to ±6 V in dual supply mode and from 5 V to 12 V in single supply configuration.

LMH6624 is offered in SOT-23-5 and SOIC-8 packages. The LMH6626 is offered in SOIC-8 and VSSOP-8 packages.

下載 觀看有字幕稿的影片 影片

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

LMH730036 — 適用於 8 針腳 SOIC 封裝之高速雙運算放大器的評估板

Texas Instruments offers this unpopulated Evaluation Board to aid in the evaluation and testing of high-speed Op Amp that are offered in the 8-Pin SOIC package. Resistors, capacitors, or any other surface-mount components can be easily mounted on this board in the desired circuit configuration. The (...)

使用指南: PDF
支援產品和硬體
有庫存
限制:
??asset.out-of-stock-ti_zh_TW??
無法提供
模擬型號

LMH6626 PSPICE Model

SNOM131.ZIP (2 KB) - PSpice 模型
支援產品和硬體
封裝 針腳 CAD 符號、佔位空間與 3D 模型
SOIC (D) 8 Ultra Librarian
VSSOP (DGK) 8 Ultra Librarian

訂購與品質

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片