首頁 放大器 比較器
首頁
放大器
比較器

LP339-N

現行

超低功耗四比較器

立即訂購
產品規格表

LP339-N

現行
產品規格表 立即訂購

產品詳細資料

Number of channels 4 Output type Open-collector, Open-drain Propagation delay time (µs) 8 Vs (max) (V) 36 Vs (min) (V) 2 Rating Catalog Iq per channel (typ) (mA) 0.015 Vos (offset voltage at 25°C) (max) (mV) 5 Rail-to-rail In to V- Operating temperature range (°C) 0 to 70 Input bias current (±) (max) (nA) 25 VICR (max) (V) 34 VICR (min) (V) 0
Number of channels 4 Output type Open-collector, Open-drain Propagation delay time (µs) 8 Vs (max) (V) 36 Vs (min) (V) 2 Rating Catalog Iq per channel (typ) (mA) 0.015 Vos (offset voltage at 25°C) (max) (mV) 5 Rail-to-rail In to V- Operating temperature range (°C) 0 to 70 Input bias current (±) (max) (nA) 25 VICR (max) (V) 34 VICR (min) (V) 0
PDIP (N) 14 181.42 mm² 19.3 x 9.4 SOIC (D) 14 51.9 mm² 8.65 x 6
  • Ultra-low power supply current drain (60 µA)-independent of the supply voltage (75 µW/comparator at +5 VDC)
  • Low input biasing current: 3 nA
  • Low input offset current: ±0.5 nA
  • Low input offset voltage: ±2 mV
  • Input common-mode voltage includes ground
  • Output voltage compatible with MOS and CMOS logic
  • High output sink current capability (30 mA at VO=2 VDC)
  • Supply Input protected against reverse voltages
  • Ultra-low power supply current drain (60 µA)-independent of the supply voltage (75 µW/comparator at +5 VDC)
  • Low input biasing current: 3 nA
  • Low input offset current: ±0.5 nA
  • Low input offset voltage: ±2 mV
  • Input common-mode voltage includes ground
  • Output voltage compatible with MOS and CMOS logic
  • High output sink current capability (30 mA at VO=2 VDC)
  • Supply Input protected against reverse voltages

The LP339 consists of four independent voltage comparators designed specifically to operate from a single power supply and draw typically 60 µA of power supply drain current over a wide range of power supply voltages. Operation from split supplies is also possible and the ultra-low power supply drain current is independent of the power supply voltage. These comparators also feature a common-mode range which includes ground, even when operated from a single supply.

Applications include limit comparators, simple analog-to-digital converters, pulse, square and time delay generators; VCO's; multivibrators; high voltage logic gates. The LP339 was specifically designed to interface with the CMOS logic family. The ultra-low supply current makes the LP339 valuable in battery powered applications.

The LP339 consists of four independent voltage comparators designed specifically to operate from a single power supply and draw typically 60 µA of power supply drain current over a wide range of power supply voltages. Operation from split supplies is also possible and the ultra-low power supply drain current is independent of the power supply voltage. These comparators also feature a common-mode range which includes ground, even when operated from a single supply.

Applications include limit comparators, simple analog-to-digital converters, pulse, square and time delay generators; VCO's; multivibrators; high voltage logic gates. The LP339 was specifically designed to interface with the CMOS logic family. The ultra-low supply current makes the LP339 valuable in battery powered applications.
filter 尋找其它 比較器
下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 3
類型 標題 日期
* Data sheet LP339 Ultra-Low Power Quad Comparator datasheet (Rev. A) 2004年 5月 10日
E-book The Signal e-book: A compendium of blog posts on op amp design topics 2017年 3月 28日
More literature Die D/S LP339 MWA Ultra-Low Power Quad Comparator 2012年 9月 28日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

AMP-PDK-EVM — 放大器性能開發套件評估模組

放大器性能開發套件 (PDK) 是一款評估模組 (EVM) 套件，可測試通用運算放大器 (op amp) 參數，並與大多數運算放大器和比較器相容。EVM 套件提供主板和多個插槽式子卡選項，可滿足封裝需求，使工程師能夠快速評估和驗證裝置性能。

AMP-PDK-EVM 套件支援五種最熱門的業界標準封裝，包括：

  • D (SOIC-8 和 SOIC-14)
  • PW (TSSOP-14)
  • DGK (VSSOP-8)
  • DBV (SOT23-5 和 SOT23-6)
  • DCK (SC70-5 和 SC70-6)
使用指南: PDF | HTML
View Options
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
要求
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
View Options
封裝 針腳 CAD 符號、佔位空間與 3D 模型
PDIP (N) 14 Ultra Librarian
SOIC (D) 14 Ultra Librarian
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片