產品詳細資料

PGA/VGA PGA Number of channels 1 Vs (min) (V) 9 Vs (max) (V) 36 Input type Differential Output type Single-ended Input offset drift (±) (typ) (µV/°C) 2 Interface type GPIO Noise at 1 kHz (typ) (V√Hz) 0.000000018 BW at Acl (MHz) 5 Acl, min spec gain (V/V) 1 Gain (max) (dB) 18 Architecture FET Features Overvoltage protection Vos (offset voltage at 25°C) (typ) (mV) 0.5 Input voltage noise (typ) (µV√Hz) 0.018 Slew rate (typ) (V/µs) 25 Iq per channel (typ) (mA) 12.4 Gain error (typ) (%) 0.01 Gain drift (max) (ppm/°C) 1 Rating Catalog Operating temperature range (°C) -40 to 85
PGA/VGA PGA Number of channels 1 Vs (min) (V) 9 Vs (max) (V) 36 Input type Differential Output type Single-ended Input offset drift (±) (typ) (µV/°C) 2 Interface type GPIO Noise at 1 kHz (typ) (V√Hz) 0.000000018 BW at Acl (MHz) 5 Acl, min spec gain (V/V) 1 Gain (max) (dB) 18 Architecture FET Features Overvoltage protection Vos (offset voltage at 25°C) (typ) (mV) 0.5 Input voltage noise (typ) (µV√Hz) 0.018 Slew rate (typ) (V/µs) 25 Iq per channel (typ) (mA) 12.4 Gain error (typ) (%) 0.01 Gain drift (max) (ppm/°C) 1 Rating Catalog Operating temperature range (°C) -40 to 85
PDIP (N) 16 181.42 mm² 19.3 x 9.4 SOIC (DW) 16 106.09 mm² 10.3 x 10.3
  • DIGITALLY PROGRAMMABLE GAINS:
    • PGA206: G=1, 2, 4, 8V/V
    • PGA207: G=1, 2, 5, 10V/V
  • TRUE INSTRUMENTATION AMP INPUT
  • FAST SETTLING: 3.5µs to 0.01%
  • FET INPUT: IB = 100pA max
  • INPUT PROTECTION: ±40V
  • LOW OFFSET VOLTAGE: 1.5mV max
  • 16-PIN DIP, SOL-16 SOIC PACKAGES
  • APPLICATIONS
    • MULTIPLE-CHANNEL DATA ACQUISITION
    • MEDICAL, PHYSIOLOGICAL AMPLIFIER
    • PC-CONTROLLED ANALOG INPUT BOARDS
  • DIGITALLY PROGRAMMABLE GAINS:
    • PGA206: G=1, 2, 4, 8V/V
    • PGA207: G=1, 2, 5, 10V/V
  • TRUE INSTRUMENTATION AMP INPUT
  • FAST SETTLING: 3.5µs to 0.01%
  • FET INPUT: IB = 100pA max
  • INPUT PROTECTION: ±40V
  • LOW OFFSET VOLTAGE: 1.5mV max
  • 16-PIN DIP, SOL-16 SOIC PACKAGES
  • APPLICATIONS
    • MULTIPLE-CHANNEL DATA ACQUISITION
    • MEDICAL, PHYSIOLOGICAL AMPLIFIER
    • PC-CONTROLLED ANALOG INPUT BOARDS

The PGA206 and PGA207 are digitally programmable gain instrumentation amplifiers that are ideally suited for data acquisition systems.

The PGA206 and PGA207's fast settling time allows multiplexed input channels for excellent system efficiency. FET inputs eliminate IB errors due to analog multiplexer series resistance.

Gains are selected by two CMOS/TTL-compatible address lines. Analog inputs are internally protected for overloads up to ±40V, even with the power supplies off. The PGA206 and PGA207 are laser-trimmed for low offset voltage and low drift

The PGA206 and PGA207 are available in 16-pin plastic DIP and SOL-16 surface-mount packages. Both are specified for –40°C to +85°C operation.

The PGA206 and PGA207 are digitally programmable gain instrumentation amplifiers that are ideally suited for data acquisition systems.

The PGA206 and PGA207's fast settling time allows multiplexed input channels for excellent system efficiency. FET inputs eliminate IB errors due to analog multiplexer series resistance.

Gains are selected by two CMOS/TTL-compatible address lines. Analog inputs are internally protected for overloads up to ±40V, even with the power supplies off. The PGA206 and PGA207 are laser-trimmed for low offset voltage and low drift

The PGA206 and PGA207 are available in 16-pin plastic DIP and SOL-16 surface-mount packages. Both are specified for –40°C to +85°C operation.

下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
功能與所比較的裝置相似
PGA280 現行 零漂移、HV 可編程增益放大器 This device offers zero drift (15-µV, 0.6-µV/⁰C), higher bandwidth (6-MHz), 2-channel mux, and a GPIO port

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 1
類型 標題 日期
* Data sheet High-Speed Programmable Gain Instrumentation Amplifier datasheet 2000年 9月 27日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬型號

PGA206 PSpice Model (Rev. B)

SBOM129B.ZIP (144 KB) - PSpice Model
模擬型號

PGA206 TINA-TI Reference Design (Rev. C)

SBOC219C.ZIP (5 KB) - TINA-TI Reference Design
模擬型號

PGA206 TINA-TI Spice Model (Rev. B)

SBOM291B.ZIP (5 KB) - TINA-TI Spice Model
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI 是有助於評估類比電路功能的設計和模擬環境。這款全功能設計和模擬套件使用 Cadence® 的類比分析引擎。PSpice for TI 包括業界最大的模型庫之一,涵蓋我們的類比和電源產品組合,以及特定類比行為模型,且使用無需支付費用。

PSpice for TI 設計和模擬環境可讓您使用其內建函式庫來模擬複雜的混合訊號設計。在進行佈局和製造之前,建立完整的終端設備設計和解決方案原型,進而縮短上市時間並降低開發成本。 

在 PSpice for TI 設計與模擬工具中,您可以搜尋 TI (...)
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
封裝 針腳 CAD 符號、佔位空間與 3D 模型
PDIP (N) 16 Ultra Librarian
SOIC (DW) 16 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片