SN74ALVCH162827

現行

具有匯流排電位保持和 3 態輸出的 20 通道、1.65V 至 3.6V 緩衝器

立即訂購

產品規格表

document-pdfAcrobat SN74ALVCH162827 datasheet (Rev. H) (英文)

SN74ALVCH162827

現行

產品規格表

立即訂購

產品詳細資料

Technology family

ALVC

Number of channels

20

IOL (max) (mA)

12

Supply current (max) (µA)

40

IOH (max) (mA)

-12

Input type

Standard CMOS

Output type

3-State

Features

Balanced outputs, Bus-hold, Damping resistors, Over-voltage tolerant inputs, Very high speed (tpd 5-10ns)

Rating

Catalog

Operating temperature range (°C)

-40 to 85

Technology family

ALVC

Number of channels

20

IOL (max) (mA)

12

Supply current (max) (µA)

40

IOH (max) (mA)

-12

Input type

Standard CMOS

Output type

3-State

Features

Balanced outputs, Bus-hold, Damping resistors, Over-voltage tolerant inputs, Very high speed (tpd 5-10ns)

Rating

Catalog

Operating temperature range (°C)

-40 to 85

SSOP (DL)

56

190.647 mm² (18.42 mm × 10.35 mm)

TVSOP (DGV)

56

72.32 mm² (11.3 mm × 6.4 mm)

TSSOP (DGG)

56

113.4 mm² (14 mm × 8.1 mm)

Member of the Texas Instruments Widebus™ Family
Output Ports Have Equivalent 26- Series Resistors, So No External Resistors Are Required
Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
Latch-Up Performance Exceeds 250 mA Per JESD 17
ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)

Widebus is a trademark of Texas Instruments Incorporated.

Member of the Texas Instruments Widebus™ Family
Output Ports Have Equivalent 26- Series Resistors, So No External Resistors Are Required
Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
Latch-Up Performance Exceeds 250 mA Per JESD 17
ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)

Widebus is a trademark of Texas Instruments Incorporated.

This 20-bit noninverting buffer/driver is designed for 1.65-V to 3.6-V V_CC operation.

The SN74ALVCH162827 is composed of two 10-bit sections with separate output-enable signals. For either 10-bit buffer section, the two output-enable (1OE1\ and 1OE2\ or 2OE1\ and 2OE2\) inputs must both be low for the corresponding Y outputs to be active. If either output-enable input is high, the outputs of that 10-bit buffer section are in the high-impedance state.

The outputs, which are designed to sink up to 12 mA, include equivalent 26- resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, OE\ should be tied to V_CC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

This 20-bit noninverting buffer/driver is designed for 1.65-V to 3.6-V V_CC operation.

The SN74ALVCH162827 is composed of two 10-bit sections with separate output-enable signals. For either 10-bit buffer section, the two output-enable (1OE1\ and 1OE2\ or 2OE1\ and 2OE2\) inputs must both be low for the corresponding Y outputs to be active. If either output-enable input is high, the outputs of that 10-bit buffer section are in the high-impedance state.

The outputs, which are designed to sink up to 12 mA, include equivalent 26- resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, OE\ should be tied to V_CC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

filter

尋找其它非反相緩衝器和驅動器

下載觀看有字幕稿的影片影片

技術文件

找不到結果。請清除您的搜尋條件，然後再試一次。

檢視所有 3

重要文件	類型	標題	格式選項	日期
*	資料表	SN74ALVCH162827 datasheet (Rev. H)		2004/8/16
	應用說明	Drive Transmission Lines With Logic	PDF \| HTML	2020/10/20
	應用說明	An Overview of Bus-Hold Circuit and the Applications (Rev. B)		2018/9/17