SN74ALVCH16374
- Member of the Texas Instruments Widebus™ Family
- Operates From 1.65 to 3.6 V
- Max tpd of 4.2 ns at 3.3 V
- ±24-mA Output Drive at 3.3 V
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
Widebus is a trademark of Texas Instruments.
This 16-bit edge-triggered D-type flip-flop is designed for 1.65-V to 3.6-V VCC operation.
The SN74ALVCH16374 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels at the data (D) inputs. OE\ can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.
OE\ does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.
To ensure the high-impedance state during power up or power down, OE\ should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.
您可能會感興趣的類似產品
針腳對針腳的功能與所比較的裝置相同。
功能相似於所比較的產品。
技術文件
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | SN74ALVCH16374 datasheet (Rev. L) | 2004/9/7 | |||
| 應用說明 | Power-Up Behavior of Clocked Devices (Rev. B) | PDF | HTML | 2022/12/15 | |||
| 應用說明 | An Overview of Bus-Hold Circuit and the Applications (Rev. B) | 2018/9/17 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
TIDEP0043 — Acontis EtherCAT 主站架構參考設計
Acontis EC-Master EtherCAT 主站堆疊是一款高度可攜的軟體堆疊，可用於各種嵌入式平台。EC-Master 支援高性能 TI Sitara MPU，並提供精密的 EtherCAT 主站解決方案，客戶可用來實作 EtherCAT 通訊介面電路板、EtherCAT 型 PLC 或動作控制應用。EC-Master 架構設計不需要安排其他任務，因此即使在無作業系統的平台上也可使用完整堆疊功能，例如在 AM335x 上支援的 TI Starterware。由於這種架構結合高速乙太網路驅動器，因此可在 Sitara 平台上以 100 微秒以內的短週期時間實作 EtherCAT (...)
TIDEP0054 — 適用於變電所自動化的平行備援通訊協定 (PRP) 乙太網路參考設計
此為高可靠性、低延遲網路通訊的參考設計，適用於智慧電網傳輸與配電網路中的變電所自動化設備。其使用 PRU-ICSS 支援 IEC 62439 標準中的平行備援通訊協定 (PRP) 規格。此參考設計是 FPGA 方法的低成本替代方案，並可在新增功能時提供靈活性與性能，例如無需額外元件的 IEC 61850 支援。
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| SSOP (DL) | 48 | Ultra Librarian |
| TVSOP (DGV) | 48 | Ultra Librarian |
| TSSOP (DGG) | 48 | Ultra Librarian |