SN74AUP1G99
- Available in the Texas Instruments
NanoFree Package - Low Static-Power Consumption
(ICC = 0.9 µA Max) - Low Dynamic-Power Consumption
(Cpd = 5 pF Typ at 3.3 V) - Low Input Capacitance (CI = 1.5 pF)
- Low Noise Overshoot and Undershoot
<10% of VCC - Input-Disable Feature Allows Floating Input Conditions
- Ioff Supports Partial-Power-Down Mode Operation
- Includes Schmitt-Trigger Inputs
- Wide Operating VCC Range of 0.8 V to 3.6 V
- Optimized for 3.3-V Operation
- 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- tpd = 7.4 ns Max at 3.3 V
- Suitable for Point-to-Point Applications
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
- 2000-V Human-Body Model
(A114-B, Class II) - 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
- 2000-V Human-Body Model
NanoFree Is a trademark of Texas Instruments.
The AUP family is TIs premier solution to the industrys low-power needs in battery-powered portable applications. This family ensures a very low static- and dynamic-power consumption across the entire VCC range of 0.8 V to 3.6 V, resulting in an increased battery life. This product also maintains excellent signal integrity (see Figures 1 and 2).
The SN74AUP1G99 features configurable multiple functions with a 3-state output. This device has the input-disable feature, which allows floating input signals. The inputs and output are disabled when the output-enable (OE) input is high. When OE is low, the output state is determined by 16 patterns of 4-bit input. The user can choose the logic functions, such as MUX, AND, OR, NAND, NOR, XOR, XNOR, inverter, and buffer. All inputs can be connected to VCC or GND.
This device functions as an independent gate with Schmitt-trigger inputs, which allows for slow input transition and better switching noise immunity at the input.
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
NanoStar and NanoFree package technology is a major breakthrough in IC packaging concepts, using the die as the package.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
您可能會感興趣的類似產品
針腳對針腳的功能與所比較的裝置相同。
技術文件
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | Low-Power Ultra-Configurable Multiple-Function Gate With 3-State Outputs datasheet (Rev. C) | 2007/7/9 | |||
| Application brief | Understanding Schmitt Triggers (Rev. B) | PDF | HTML | 2025/4/17 | |||
| Application brief | Utilizing Configurable Logic in System Design | PDF | HTML | 2024/10/30 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
5-8-LOGIC-EVM — 適用於 5 針腳至 8 針腳 DCK、DCT、DCU、DRL 和 DBV 封裝的通用邏輯評估模組
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| VSSOP (DCU) | 8 | Ultra Librarian |
| SSOP (DCT) | 8 | Ultra Librarian |
| DSBGA (YZP) | 8 | Ultra Librarian |