SN74CBTLV3126-Q1
- Standard 126-type pinout
- 5-Ω switch connection between two ports
- Rail-to-rail switching on data I/O ports
- Ioff supports partial-power-down mode operation
- Latch-up performance exceeds 100 mA per JESD 78, Class II
The SN74CBTLV3126-Q1 quadruple FET bus switch features independent line switches. Each switch is disabled when the associated output-enable (OE) input is low.
This device is fully specified for partial-power-down applications using Ioff. The Ioff feature ensures that damaging current will not backflow through the device when it is powered down. The SN74CBTLV3126-Q1 device has isolation during power off.
To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pull down resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
技術文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 1
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | SN74CBTLV3126-Q1 Low-Voltage Quadruple FET Bus Switch datasheet | PDF | HTML | 2025/12/11 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| TSSOP (PW) | 14 | Ultra Librarian |
| SOT-23-THN (DYY) | 14 | Ultra Librarian |
訂購與品質
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。