TLV2369
- Cost-Optimized Precision Amplifier Power: 800 nA/Ch (Typ)
- Low Offset Voltage: 400 µV (Typ)
- Rail-to-Rail Input and Output
- Zero-Crossover Distortion
- Low Offset Drift: 0.5 µV/°C (Typ)
- Gain-Bandwidth Product: 12 kHz
- Supply Voltage: 1.8 V to 5.5 V
- microSize Packages: SC70-5, VSSOP-8
The TLV369 family of single and dual operational amplifiers represents a cost-optimized generation of 1.8-V nanopower amplifiers.
With the zero-crossover distortion circuitry, these amplifiers feature high linearity over the full common-mode input range with no crossover distortion, enabling true rail-to-rail input and operating from a 1.8-V to 5.5-V single supply. The family is also compatible with industry-standard nominal voltages of 3.0 V, 3.3 V, and 5.0 V.
The TLV369 (single version) is offered in a 5-pin SC70 package. The TLV2369 (dual version) comes in 8-pin VSSOP and SOIC packages.
技術文件
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | TLVx369 Cost-Optimized, 800-nA, 1.8-V, Rail-to-Rail I/O Operational Amplifier with Zero-Crossover Distortion datasheet | PDF | HTML | 2016/5/24 | ||
| 電子書 | An Engineer’s Guide to Designing with Precision Amplifiers | 2021/4/29 | ||||
| 應用說明 | Nano-Power Battery Monitoring in Personal Electronics | 2017/12/8 | ||||
| 電子書 | The Signal e-book: A compendium of blog posts on op amp design topics | PDF | HTML | 2017/3/28 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
AMP-PDK-EVM — 放大器性能開發套件評估模組
放大器性能開發套件 (PDK) 是一款評估模組 (EVM) 套件,可測試通用運算放大器 (op amp) 參數,並與大多數運算放大器和比較器相容。EVM 套件提供主板和多個插槽式子卡選項,可滿足封裝需求,使工程師能夠快速評估和驗證裝置性能。
AMP-PDK-EVM 套件支援五種最熱門的業界標準封裝,包括:
- D (SOIC-8 和 SOIC-14)
- PW (TSSOP-14)
- DGK (VSSOP-8)
- DBV (SOT23-5 和 SOT23-6)
- DCK (SC70-5 和 SC70-6)
OPAMP-NOISECALC — Noise Calculator
This folder contains three tools to help in understandning and managing noise in cicuits. The included tools are:
- A noise generator tool - This is a Lab View 4-Run Time executable that generates Gaussian white noise, uniform white noise, 1/f noise, short noise, and 60Hz line noise. Temporal data, (...)
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| SOIC (D) | 8 | Ultra Librarian |
| VSSOP (DGK) | 8 | Ultra Librarian |
訂購與品質
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。