TLV5630
- Eight Voltage Output DACs in
One Package
- TLV5630 . . .12-Bit
- TLV5631 . . .10-Bit
- TLV5632 . . .8-Bit
- 1 µs in Fast Mode
- 3 µs in Slow Mode
- Programmable
Settling Time vs Power
Consumption- 1 µs in Fast Mode
- 3 µs in Slow Mode
- 18 mW in Slow Mode at 3 V
- 48 mW in Fast Mode at 3 V
- Compatible With TMS320 and SPI Serial Ports
- Monotonic Over Temperature
- Low
Power Consumption:
- 18 mW in Slow Mode at 3 V
- 48 mW in Fast Mode at 3 V
- Power-Down Mode
- Internal Reference
- Data Output for Daisy-Chaining
- APPLICATIONS
- Digital Servo Control Loops
- Digital Offset and Gain Adjustment
- Industrial Process Control
- Machine and Motion Control Devices
- Mass Storage Devices
The TLV5630, TLV5631, and TLV5632 are pin-compatible, eight-channel, 12-/10-/8-bit voltage output DACs each with a flexible serial interface. The serial interface allows glueless interface to TMS320 and SPI, QSPI, and Microwire serial ports. It is programmed with a 16-bit serial string containing 4 control and 12 data bits.
Additional features are a power-down mode, an LDAC input for simultaneous update of all eight DAC outputs, and a data output which can be used to cascade multiple devices, and an internal programmable band-gap reference.
The resistor string output voltage is buffered by a rail-to-rail output amplifier with a programmable settling time to allow the designer to optimize speed vs power dissipation. The buffered, high-impedance reference input can be connected to the supply voltage.
Implemented with a CMOS process, the DACs are designed for single-supply operation from 2.7 V to 5.5 V, and can operate on two separate analog and digital power supplies. The devices are available in 20-pin SOIC and TSSOP packages.
技術文件
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | 8-Channel, 12-/10-/8-Bit, 2.7-V to 5.5-V, Low Power DAC with Power Down datasheet (Rev. F) | 2008/11/14 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
ADC-DAC-TO-VREF-SELECT-DESIGN-TOOL — The ADC-TO-VREF-SELECT tool enables the pairing of TI ADCs, DACs, and series voltage references.
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| TSSOP (PW) | 20 | Ultra Librarian |
| SOIC (DW) | 20 | Ultra Librarian |
訂購與品質
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。