TPS51285B
- Input Voltage Range: 5 V to 24 V
- Output Voltages: 5 V and 3.3 V
(Adjustable Range ±10%) - Built-in, 100-mA, 5-V and 3.3-V
LDOs - Clock Output for Charge-Pump
- ±1% Reference Accuracy
- Adaptive On-Time D-CAP Mode Control
Architecture with 400 kHz (CH1) and
475 kHz (CH2) Frequency - Auto-skip and ULQ modes for long
battery life in system stand-by mode - Internal 0.8-ms Voltage Servo Soft-Start
- Low-Side RDS(on) Current Sensing Scheme
- Built-In Output Discharge Function
- Separate Enable Input for Switchers
- Dedicated OC Setting Terminals
- Power Good Indicator
- OVP, UVP and OCP Protection
- Non-Latch UVLO and OTP Protection
- 20-Pin, 3 mm × 3 mm, QFN (RUK)
The TPS51285A and TPS51285B are cost-effective, dual synchronous buck controllers with 5-V and 3.3-V LDOs, targeted for notebook system-power supply solutions. The device achieves low power consumption by the use of auto-skip and ULQ™ modes, which is beneficial for long battery life in system stand-by mode. The 256-kHz VCLK output is provided to drive an external charge pump, generating gate drive voltage for the load switches with minimum power consumption in the main converter. The device employs adaptive on-time D-CAP™ mode control which enables fast load transient response without external compensation network. The TPS51285A/B operates with supply input voltage ranging from 5V to 24V and supports output voltages of 5 V and 3.3 V. The TPS51285A and TPS51285B are available in a 20-pin 3 x 3 (mm) QFN package and is specified from –40°C to 85°C.
技術文件
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | Ultra-Low Quiescent (ULQ) Dual Synchronous Step-Down Controller with 5V/ 3.3V datasheet | 2013/4/12 | |||
| 應用說明 | Mosfet Driver Circuit Design Guide for TPS512xx (Rev. A) | 2019/4/1 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| WQFN (RUK) | 20 | Ultra Librarian |
訂購與品質
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。