TPS51604
- Reduced Dead-Time Drive Circuit for Optimized
CCM - Automatic Zero Crossing Detection for Optimized
DCM Efficiency - Multiple Low-Power Modes for Optimized Light-
Load Efficiency - Optimized Signal Path Delays for High-Frequency
Operation - Integrated BST Switch Drive Strength Optimized
for Ultrabook FETs - Optimized for 5-V FET Drive
- Conversion Input Voltage Range (VIN): 4.5 to 28 V
- 2-mm × 2-mm, 8-Pin, WSON Thermal Pad
Package
The TPS51604 drivers are optimized for high-frequency CPU VCORE applications. Advanced features such as reduced dead-time drive and auto zero crossing are used to optimize efficiency over the entire load range.
The SKIP pin provides the option of CCM operation to support controlled management of the output voltage. In addition, the TPS51604 supports two low-power modes. With the PWM input in tri-state, quiescent current is reduced to 130 µA, with immediate response. When SKIP is held at tri-state, the current is reduced to 8 µA (typically 20 µs is required to resume switching). Paired with the appropriate TI controller, the drivers deliver an exceptionally high performance power supply system.
The TPS51604 device is packaged in a space saving, thermally-enhanced 8-pin, 2-mm × 2-mm WSON package and operates from –40°C to 105°C.
技術文件
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | TPS51604 Synchronous Buck FET Driver for High-Frequency CPU Core Power datasheet (Rev. B) | PDF | HTML | 2015/10/23 | ||
| Application brief | External Gate Resistor Selection Guide (Rev. A) | 2020/2/28 | ||||
| Application brief | Understanding Peak IOH and IOL Currents (Rev. A) | 2020/2/28 | ||||
| 更多文件說明 | Fundamentals of MOSFET and IGBT Gate Driver Circuits (Replaces SLUP169) (Rev. A) | 2018/10/29 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
TIDA-00448 — 具有強化數位隔離器的彈性高電流 IGBT 閘極驅動器參考設計
TIDA-00448 參考設計是一款具有雙極閘極電壓的隔離式 IGBT 閘極驅動器，可用於驅動需要高達 40A 峰值閘極電流的高功率 IGBT。TI 的 NexFET 電源塊採用相同封裝，可在此範圍內進行擴展，使單一設計可用於具有不同額定功率的多個驅動平台。採用數位隔離器實現增強隔離，暫態突波的額定值為 8kV 和 50kV CMTI。該設計採用了快速暫態響應比較器的 DESAT 保護。DESAT 偵測閾值和軟關閉時間是可配置的。此設計可與 3.3V 和 5V MCU 的 PWM 進行介接，並具有故障、重設和 UVLO 回饋功能。
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| WSON (DSG) | 8 | Ultra Librarian |
訂購與品質
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。