TPS7A83A
- Low dropout: 200 mV (max) at 2 A
- Accuracy over line, load, and temperature with BIAS: 0.75% (max)
- Output voltage noise:
- 4.4 µVRMS at 0.8-V output
- Input voltage range:
- Without BIAS: 1.4 V to 6.5 V
- With BIAS: 1.1 V to 6.5 V
- TPS7A8300A output voltage range:
- Adjustable operation: 0.8 V to 5.2 V
- ANY-OUT™ operation: 0.8 V to 3.95 V
- TPS7A8301A output voltage
range:
- Adjustable operation: 0.5 V to 5.2 V
- ANY-OUT™ operation: 0.5 V to 2.075 V
- Power-supply ripple rejection:
- 40 dB at 500 kHz
- Excellent load transient response
- Adjustable soft-start inrush control
- Open-drain power-good (PG) output
The TPS7A83A is a low-noise (4.4 µVRMS), low-dropout, linear regulator (LDO) capable of sourcing 2 A with only 200 mV of maximum dropout. The TPS7A8300A output voltage is pin programmable from 0.8 V to 3.95 V with a 50-mV resolution, and adjustable from 0.8 V to 5.2 V using an external resistor divider. The TPS7A8301A output voltage is pin programmable from 0.5 V to 2.075 V with a 25-mV resolution, and adjustable from 0.5 V to 5.2 V using an external resistor divider.
The combination of low noise , high PSRR, and high output current capability makes the TPS7A83A an excellent choice to power noise-sensitive components such as those found in high-speed communications, video, medical, or test and measurement applications. This device is designed for powering high-performance serializer and deserializer (SerDes), analog-to-digital converters (ADCs), digital-to-analog converters (DACs), and RF components because the high performance of the TPS7A83A limits power-supply-generated phase noise and clock jitter. Specifically, RF amplifiers benefit from the high-performance and 5.2-V output capability of the device.
For digital loads [such as application-specific integrated circuits (ASICs), field-programmable gate arrays (FPGAs), and digital signal processors (DSPs)] requiring low-input voltage, low-output (LILO) voltage operation, the exceptional accuracy (0.75% over load and temperature), remote sensing, excellent transient performance, and soft-start capabilities of the TPS7A83A ensure optimal system performance.
The versatility of the TPS7A83A makes the device a component of choice for many demanding applications.
您可能會感興趣的類似產品
針腳對針腳的功能與所比較的裝置相同。
功能相同，但針腳輸出與所比較的裝置不同。
技術文件
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | TPS7A83A 2-A, High-Accuracy (0.75%), Low-Noise (4.4 μVRMS) LDO Regulator datasheet (Rev. B) | PDF | HTML | 2021/10/6 | ||
| 白皮書 | Demystifying LDO Turn-On (Start-Up) Time (Rev. B) | PDF | HTML | 2026/3/10 | |||
| 白皮書 | Reduce System Noise Using Parallel LDOs | PDF | HTML | 2025/11/3 | |||
| 白皮書 | Parallel LDO Architecture Design Using Ballast Resistors | PDF | HTML | 2022/12/14 | |||
| 白皮書 | Comprehensive Analysis and Universal Equations for Parallel LDO's Using Ballast | PDF | HTML | 2022/12/13 | |||
| 選擇指南 | Low Dropout Regulators Quick Reference Guide (Rev. P) | 2018/3/21 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
TPS7A8300EVM-579 — 適用於低雜訊、高精度、超低壓差電壓穩壓器的 TPS7A8300 評估模組
TPS7A8300EVM-579 評估模組係針對典型組態而設計，旨在評估適用於高速通訊系統的 TPS7A8300 2A 低壓降穩壓器之運作與性能。
EVM 電路板主要配置爲參考設計，可供需要高達 2 A 動態負載電流的工程應用。
PARALLEL-LDO-CALC — Parallel low-dropout (LDO) calculator
並聯低壓差 (LDO) 計算器是以 Microsoft® Excel® 為基礎的工具，可為使用鎮流器電阻器的並聯 LDO 穩壓器提供最壞情況分析。此工具可幫助使用者判斷所需的並聯 LDO 穩壓器最小數量，以及適合系統要求集的最佳鎮流器電阻。
在並聯應用中使用的常用 LDO 穩壓器的產品規格書資訊會預先填入計算機中。使用者可根據自己的系統需求，評估最符合其系統需求的 LDO 穩壓器裝置。
TIDA-01232 — 高電流低雜訊並聯 LDO 參考設計
此並聯低壓差 (LDO) 參考設計展示 TPS7A85 低雜訊 LDO 線性穩壓器在並聯配置中的應用，可為每個 LDO 供應 3.5A 電流，或為每塊電路板供應 7A 電流。額外的設計彈性還包括將該設計堆疊以符合應用當前的需求。
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| VQFN (RGR) | 20 | Ultra Librarian |
| VQFN (RGW) | 20 | Ultra Librarian |
訂購與品質
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。