首頁 電源管理 閘極驅動器 隔離式閘極驅動器

UCC21541

現行

Reinforced, 1.5A/2.5A dual-channel isolated gate driver w/ disable, programmable deadtime

現在提供此產品的更新版本

open-in-new 比較替代產品
具備升級功能,可直接投入使用替代所比較的裝置。
UCC21550 現行 Reinforced, 4A/6A dual-channel isolated gate driver w/ disable, programmable deadtime Next gen P2P refresh

產品詳細資料

Number of channels 2 Isolation rating Reinforced Power switch GaNFET, IGBT, MOSFET Withstand isolation voltage (VISO) (Vrms) 5000 Working isolation voltage (VIOWM) (Vrms) 1000 Transient isolation voltage (VIOTM) (VPK) 7070 Peak output current (A) 2.5 Peak output current (source) (typ) (A) 1.5 Peak output current (sink) (typ) (A) 2.5 Features Disable, Programmable dead time Output VCC/VDD (min) (V) 9.2 Output VCC/VDD (max) (V) 18 Input supply voltage (min) (V) 3 Input supply voltage (max) (V) 5.5 Propagation delay time (µs) 0.028 Input threshold CMOS, TTL Operating temperature range (°C) -40 to 125 Rating Catalog Bootstrap supply voltage (max) (V) 1414 Rise time (ns) 8 Fall time (ns) 9 Undervoltage lockout (typ) (V) 8
Number of channels 2 Isolation rating Reinforced Power switch GaNFET, IGBT, MOSFET Withstand isolation voltage (VISO) (Vrms) 5000 Working isolation voltage (VIOWM) (Vrms) 1000 Transient isolation voltage (VIOTM) (VPK) 7070 Peak output current (A) 2.5 Peak output current (source) (typ) (A) 1.5 Peak output current (sink) (typ) (A) 2.5 Features Disable, Programmable dead time Output VCC/VDD (min) (V) 9.2 Output VCC/VDD (max) (V) 18 Input supply voltage (min) (V) 3 Input supply voltage (max) (V) 5.5 Propagation delay time (µs) 0.028 Input threshold CMOS, TTL Operating temperature range (°C) -40 to 125 Rating Catalog Bootstrap supply voltage (max) (V) 1414 Rise time (ns) 8 Fall time (ns) 9 Undervoltage lockout (typ) (V) 8
SOIC (DW) 16 106.09 mm² (10.3 mm × 10.3 mm)
  • Wide body package options
    • DW SOIC-16: pin-2-pin to UCC21520
    • DWK SOIC-14: 3.3 mm Ch-2-Ch spacing
  • Up to 4A peak source and 6A peak sink output
  • Up to 18V VDD output drive supply
    • 5V and 8V VDD UVLO options
  • CMTI greater than 125V/ns
  • Switching parameters:
    • 33ns typical propagation delay
    • 6ns maximum pulse-width distortion
    • 10µs maximum VDD power-up delay
  • Resistor-programmable dead time
  • TTL and CMOS compatible inputs
  • Safety-related certifications (planned):
    • 8000VPK reinforced isolation per DIN EN IEC 60747-17 (VDE 0884-17)
    • 5700VRMS isolation for 1 minute per UL 1577
    • CQC certification per GB4943.1-2022
  • Wide body package options
    • DW SOIC-16: pin-2-pin to UCC21520
    • DWK SOIC-14: 3.3 mm Ch-2-Ch spacing
  • Up to 4A peak source and 6A peak sink output
  • Up to 18V VDD output drive supply
    • 5V and 8V VDD UVLO options
  • CMTI greater than 125V/ns
  • Switching parameters:
    • 33ns typical propagation delay
    • 6ns maximum pulse-width distortion
    • 10µs maximum VDD power-up delay
  • Resistor-programmable dead time
  • TTL and CMOS compatible inputs
  • Safety-related certifications (planned):
    • 8000VPK reinforced isolation per DIN EN IEC 60747-17 (VDE 0884-17)
    • 5700VRMS isolation for 1 minute per UL 1577
    • CQC certification per GB4943.1-2022

The UCC2154x is an isolated dual channel gate driver family designed with up to 4 A/6 A peak source/sink current to drive power MOSFET, IGBT, and GaN transistors. UCC2154x in DWK package also offers 3.3-mm minimum channel-to-channel spacing, which facilitates higher bus voltage.

The UCC2154x family can be configured as two low-side drivers, two high-side drivers, or a half-bridge driver. The input side is isolated from the two output drivers by a 5.7-kVRMS isolation barrier, with a minimum of 125-V/ns common-mode transient immunity (CMTI).

Protection features include: resistor programmable dead time, disable feature to shut down both outputs simultaneously, and negative voltage handling for up to –5-V spikes for 50 ns on input pins. All supplies have UVLO protection.

The UCC2154x is an isolated dual channel gate driver family designed with up to 4 A/6 A peak source/sink current to drive power MOSFET, IGBT, and GaN transistors. UCC2154x in DWK package also offers 3.3-mm minimum channel-to-channel spacing, which facilitates higher bus voltage.

The UCC2154x family can be configured as two low-side drivers, two high-side drivers, or a half-bridge driver. The input side is isolated from the two output drivers by a 5.7-kVRMS isolation barrier, with a minimum of 125-V/ns common-mode transient immunity (CMTI).

Protection features include: resistor programmable dead time, disable feature to shut down both outputs simultaneously, and negative voltage handling for up to –5-V spikes for 50 ns on input pins. All supplies have UVLO protection.

下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
針腳對針腳的功能與所比較的裝置相同。
UCC21542 現行 Reinforced, 4A/6A dual-channel isolated gate driver w/ disable Non-Programmable deadtime version

技術文件

找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 5
重要文件 類型 標題 格式選項 下載最新的英文版本 日期
* 資料表 UCC2154x Reinforced Isolation Dual-Channel Gate Driver With 3.3mm Channel-to-Channel Spacing Option datasheet (Rev. E) PDF | HTML 2024/11/8
證書 UCC21540 CQC Certificate of Product Certification PDF | HTML 2023/8/17
Application brief The Use and Benefits of Ferrite Beads in Gate Drive Circuits PDF | HTML 2021/12/16
證書 CQC19001226951 2021/2/5
測試報告 Peak Efficiency at 99%, 585-W High-Voltage Buck Reference Design 2020/4/24

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

UCC21540EVM — 具有 3.3mm 通道至通道間距的 5.0-kVrms 絕緣式雙通道閘極驅動器

UCC21540EVM 專為評估 UCC21540 而設計,這是一款具備 4 A 源極和 6-A 汲極峰值電流能力的隔離式雙通道閘極驅動器。此 EVM 可做為驅動功率 MOSFET 的參考設計,提供高達 18V 驅動電壓、UCC21540 接腳功能識別、元件選擇指南和 PCB 配置範例。
使用指南: PDF
支援產品和硬體
有庫存
限制:
??asset.out-of-stock-ti_zh_TW??
無法提供
模擬型號

UCC21541 PSpice Transient Model

SLUM657.ZIP (20 KB) - PSpice 模型
支援產品和硬體
參考設計

PMP40500 — 54-VDC 輸入、12-V 42-A 輸出半橋參考設計

此 12-V、42-A 輸出半橋式參考設計適合有線網路園區與分公司交換器中的匯流排轉換器。此設計具高效率及各種故障保護 (過電流和短路)。此設計採用 3 kVRMS 基本及功能隔離式閘極驅動器 UCC21220D, UCC21220AD, UCC21222D 及 5.7-kRMS 強化隔離式閘極驅動器 UCC21540D, UCC21540DWK and UCC21541DW 以提供效率比較。

支援產品和硬體
參考設計

TIDA-010210 — 以 GaN 為基礎的 11kW、雙向、三相 ANPC 參考設計

此參考設計提供實作三階三相氮化鎵 (GaN) 型 ANPC 逆變器功率級的設計範本。使用快速切換功率裝置可在更高的 100 kHz 頻率進行切換、減少濾波器的磁性元件尺寸,以及提升功率級的功率密度。多階拓撲允許在高達 1000 V 的較高 DC 匯流排電壓下使用 600-V 額定電源裝置。低切換電壓應力減少切換損耗,導致峰值效率達 98.5%。

支援產品和硬體
封裝 針腳 CAD 符號、佔位空間與 3D 模型
SOIC (DW) 16 Ultra Librarian

訂購與品質

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片