首頁 電源管理 AC/DC 切換穩壓器 AC/DC 控制器

0°C 至 70°C 的切換模式二次側後置穩壓器

UCC3583 不建議用於新設計
此產品將繼續向現有客戶提供。新設計應考量替代產品。
open-in-new 比較替代產品
功能與所比較的裝置相似
UCC28C54 現行 工業用 30-V、低功耗電流模式 PWM 控制器、14.5-V/9-V UVLO、50% 工作週期 Supports Buck, Boost, Flyback topologies

產品詳細資料

我們無法顯示此資訊。請參閱產品規格表
SOIC (D) 14 51.9 mm² 8.65 x 6
  • Precision Secondary Side Post Regulation for Multiple Output Power Supplies
  • Useful for Both Single Ended and Center Tapped Secondary Circuits
  • Ideal Replacement for Complex Magnetic Amplifier Regulated Circuits
  • Leading Edge Modulation
  • Does Not Require Gate Drive Transformer
  • High Frequency (>500kHz) Operation
  • Applicable for Wide Range of Output Voltages
  • High Current Gate Driver (0.5A Sink/1.5A Source)
  • Average Current Limiting Loop

  • Precision Secondary Side Post Regulation for Multiple Output Power Supplies
  • Useful for Both Single Ended and Center Tapped Secondary Circuits
  • Ideal Replacement for Complex Magnetic Amplifier Regulated Circuits
  • Leading Edge Modulation
  • Does Not Require Gate Drive Transformer
  • High Frequency (>500kHz) Operation
  • Applicable for Wide Range of Output Voltages
  • High Current Gate Driver (0.5A Sink/1.5A Source)
  • Average Current Limiting Loop

The UCC3583 is a synchronizable secondary side post regulator for precision regulation of the auxiliary outputs of multiple output power supplies. It contains a leading edge pulse width modulator, which generates the gate drive signal for a FET power switch connected in series with the rectifying diode. The turn-on of the power switch is delayed from the leading edge of the secondary power pulse to regulate the output voltage. The UCC3583 contains a ramp generator slaved to the secondary power pulse, a voltage error amplifier, a current error amplifier, a PWM comparator and associated logic, a gate driver, a precision reference, and protection circuitry.

The ramp discharge and termination of the gate drive signal are triggered by the synchronization pulse, typically derived from the falling edge of the transformer secondary voltage. The ramp starts charging again once its low threshold is reached. The gate drive signal is turned on when the ramp voltage exceeds the control voltage. This leading edge modulation technique prevents instability when the UCC3583 is used in peak current mode primary controlled systems.

The controller operates from a floating power supply referenced to the output voltage being controlled. It features an undervoltage lockout (UVLO) circuit, a soft start circuit, and an averaging current limit amplifier. The current limit can be programmed to be proportional to the output voltage, thus achieving foldback operation to minimize the dissipation under short circuit conditions.

The UCC3583 is a synchronizable secondary side post regulator for precision regulation of the auxiliary outputs of multiple output power supplies. It contains a leading edge pulse width modulator, which generates the gate drive signal for a FET power switch connected in series with the rectifying diode. The turn-on of the power switch is delayed from the leading edge of the secondary power pulse to regulate the output voltage. The UCC3583 contains a ramp generator slaved to the secondary power pulse, a voltage error amplifier, a current error amplifier, a PWM comparator and associated logic, a gate driver, a precision reference, and protection circuitry.

The ramp discharge and termination of the gate drive signal are triggered by the synchronization pulse, typically derived from the falling edge of the transformer secondary voltage. The ramp starts charging again once its low threshold is reached. The gate drive signal is turned on when the ramp voltage exceeds the control voltage. This leading edge modulation technique prevents instability when the UCC3583 is used in peak current mode primary controlled systems.

The controller operates from a floating power supply referenced to the output voltage being controlled. It features an undervoltage lockout (UVLO) circuit, a soft start circuit, and an averaging current limit amplifier. The current limit can be programmed to be proportional to the output voltage, thus achieving foldback operation to minimize the dissipation under short circuit conditions.

下載

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 1
重要文件 類型 標題 格式選項 日期
* Data sheet Switch Mode Secondary Side Post Regulator datasheet (Rev. B) 2005年 1月 18日

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點