JESD204B Link Latency Design Using a High Speed ADC
TIDA-00153
This product has been released to the market and is available for purchase. For some products, newer alternatives may be available.

Description & Features

Technical documentation

Support & Training

Order Now


See the Important Notice and Disclaimer covering reference designs and other TI resources.

Key Document

Description

JESD204B links are the latest trend in data-converter digital interfaces. These links take advantage of high-speed serial-digital technology to offer many compelling benefits including improved channel densities. This reference design addresses one of the challenges of adopting the new interface: understanding and designing the link latency. An example achieves deterministic latency and determines the link latency of a system containing the Texas Instruments LM97937 ADC and Xilinx Kintex 7 FPGA.

Features
  • Guarantee deterministic latency across the JESD204B link
  • Understand the tradeoff between link latency and tolerance to link delay variation
  • Use a formulaic and procedure-based approach to design the link latency
  • Implement a JESD204B link using Texas Instruments' ADC16DX370 or LM97937 ADC and a Xilinx Kintex 7 FPGA

See the Important Notice and Disclaimer covering reference designs and other TI resources.


  



Schematic/Block Diagram

Quickly understand overall system functionality.

Download Schematic

Test Data

Get results faster with test and simulation data that's been verified.

Download Test Data

Design Files

Download ready-to-use system files to speed your design process. Get Viewer.

Download Design Files


TI Devices (5)

Order samples, get tools and find more information on the TI products in this reference design.

Part Number Name Product Family Sample & Buy Design Kits & Evaluation Modules
ADC16DX370  Dual-Channel, 16-Bit, 370-MSPS Analog-to-Digital Converter (ADC)  Analog-to-digital converters (ADCs)  Sample & Buy View Design Kits & Evaluation Modules
LM97937  Dual-Channel 370MSPS Receiver and Feedback IC  Wideband transceivers, receivers, transmitters  Sample & Buy View Design Kits & Evaluation Modules
LMK04828  Ultra low-noise JESD204B compliant clock jitter cleaner with integrated 2370 to 2630-MHz VCO0.  Clocks & timing  Sample & Buy View Design Kits & Evaluation Modules
LP3878-ADJ  800-mA, 16-V, adjustable low-dropout voltage regulator with enable  Power management  Sample & Buy View Design Kits & Evaluation Modules
LP5900  150-mA, low-noise, low-IQ, low-dropout voltage regulator with enable  Power management  Sample & Buy View Design Kits & Evaluation Modules

CAD/CAE symbols

Part # Package | Pins CAD File (.bxl) STEP Model (.stp)
ADC16DX370 Download
LM97937 Download
LMK04828 Download Download
LP3878-ADJ Download Download
Download Download
LP5900 Download -
Download Download

Texas Instruments and Accelerated Designs, Inc. have collaborated together to provide TI customers with schematic symbols and PCB layout footprints for TI products.

Step 1: Download and install the free download.

Step 2: Download the Symbol and Footprint from the CAD.bxl file table.


Technical documentation

See the Important Notice and Disclaimer covering reference designs and other TI resources.

User guide (2)
Title Type Size (KB) Date
PDF 330 19 Feb 2014
PDF 125 18 Feb 2014
Design files (3)
Title Type Size (KB) Date
ZIP 706 19 Feb 2014
PDF 75 19 Feb 2014
PDF 162 19 Feb 2014

Support & training

TI E2E™ forums with technical support from TI engineers

Search our extensive online knowledge base where millions of technical questions and answers are available 24/7.

Search answers from TI experts

Content is provided 'AS IS' by the respective TI and Community contributors and does not constitute TI specifications.
See terms of use.

If you have questions about quality, packaging, or ordering TI products visit our Support page.

Technical articles