TIDA-00078
具有 I/Q 校正的直接降壓轉換系統
TIDA-00078
概覽
The I/Q Correction block implemented in the Field Programmable Gate Array (FPGA) of the TSW6011EVM helps users to adopt a direct down conversion receiver architecture in a wireless system. The I/Q correction block consists of a single-tap blind algorithm, which corrects the frequency-independent I/Q imbalance in a complex zero-IF receiver system. Along with the I/Q correction block, the FPGA includes a digital gain block, a digital power-measurement block, x2 of interpolation block, an I/Q offset correction block, and a quadrature mixing block.
特點
- Direct Down conversion receiver signal chain with automatic IQ correction
- Includes TRF371125 IQ demod for direct conversion to baseband
- ADS5282 to capture the IQ receive signal for IQ processing
- Automatic blind IQ correction IP example provided on Altera Cyclone III FPGA
已開發完全組裝的電路板，僅供測試與性能驗證，且為非賣品。
設計檔案與產品
設計檔案
下載立即可用的系統檔案以加速您的設計流程。
產品
設計與潛在替代方案中包括 TI 產品。
技術文件
=
TI 所選的重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 1
| 類型 | 標題 | 下載最新的英文版本 | 日期 | |||
|---|---|---|---|---|---|---|
| * | 設計指南 | Direct Down-Conversion System With I/Q Correction (TIDA-00078 CerTIfied Design) | 2013/7/23 |