TIDA-00269

Gigabit 乙太網路鏈路聚合器參考設計

TIDA-00269

設計檔案

概覽

The Gigabit Ethernet Link Aggregator reference design features the TLK10081 device which is a multi-rate link aggregator intended for use in high-speed bi-directional point-to-point data transmission systems to reduce the number of physical links by multiplexing lower speed serial links into higher speed serial links. This reference design helps customers reduce the number of serial links that need to be implemented and managed within an application. TLK10081 enables customers to aggregate and de-aggregate multiple serial links, of all types including raw data types. Also, featured is the CDCM6208 device that can provide extremely low-jitter Clock input to the TLK10081 in customer systems that do not have one available (or does not meet the jitter requirement of the system). The high-speed signals of channel A have been routed to SFP+ modules for easy evaluation in systems that implement optical fiber configurations. The high-speed signals of channel B have been routed to edge launch SMA connectors for easy evaluation in systems that use standard test equipment.

特點
  • TLK10081 has the ability to handle many different data types without the need encode the data in a special way. Some common signals include 1 GbE, SGMII, as well as raw data signals at rates from 250 Mbps to 1.25 Gbps
  • 8 × (0.25 to 1.25 Gbps) to 1 x (2 to 10 Gbps) Multiplexing
  • Supports flexible clocking schemes including externally-jitter-cleaned clock recovered from the high-speed side
  • Lowest power consumption per channel (800mW Nominal/Ch)
  • Link aggregation helps reduce cables or routing traces within a system through multiplexing lower speed serial signals into a single high speed serial link
  • Use TLK10081 for de-aggregation on the recieve side of the system
下載 觀看有字幕稿的影片 影片

已開發完全組裝的電路板,僅供測試與性能驗證,且為非賣品。

設計檔案與產品

設計檔案

下載立即可用的系統檔案以加速您的設計流程。

TIDU272.PDF (720 KB)

參考設計的測試結果,包括效率圖、測試先決條件等

TIDR881.PDF (241 KB)

設計元件、參考指示項與製造商/零件編號的完整清單

TIDC511.ZIP (3111 KB)

設計佈線圖與元件的詳細電路圖

TIDR880.PDF (421 KB)

設計佈線圖與元件的詳細電路圖

產品

設計與潛在替代方案中包括 TI 產品。

時鐘緩衝器

CDCLVP1204低抖動,雙輸入,可選 1:4 通用至 LVPECL 緩衝器

產品規格表: PDF | HTML
線性與低壓差 (LDO) 穩壓器

TLV702具啟用功能的 300-mA 高 PSRR 低 IQ 低壓降電壓穩壓器

產品規格表: PDF | HTML
其它介面

TLK1008110-Gbps 1 到 8 通道多速率備援鏈路彙總器

產品規格表: PDF
線性與低壓差 (LDO) 穩壓器

TPS744013-A、低 VIN (0.8-V)、低雜訊、高 PSRR、可調式超低壓降電壓穩壓器

產品規格表: PDF | HTML
電壓轉換器

TXB0108具自動方向感測和 +/-15-kV ESD 保護的 8 位元雙向電壓位準移位器

產品規格表: PDF | HTML
時鐘產生器

CDCM62082:8 超低功耗、低抖動時脈產生器

產品規格表: PDF | HTML
I2C 與 SPI 通用 I/O (GPIO)

TCA6424具中斷、重設和配置暫存器的 24 位元轉換 1.65 至 5.5-V I2C/SMBus I/O 擴展器

產品規格表: PDF

技術文件

star
= TI 所選的重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 2
類型 標題 下載最新的英文版本 日期
* 測試報告 TIDA-00269 Test Results 2014/7/14
使用指南 TIDA-00269 Quick Start Guide 2014/7/14

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援