TPS74401

現行

3-A、低 VIN (0.8-V)、低雜訊、高 PSRR、可調式超低壓降電壓穩壓器

立即訂購

產品規格表

document-pdfAcrobat TPS74401 3.0A, Ultra-LDO With Programmable Soft-Start datasheet (Rev. T) (英文) PDF | HTML

TPS74401

現行

產品規格表

立即訂購

產品詳細資料

Rating

Catalog

Vin (max) (V)

5.5

Vin (min) (V)

0.8

Iout (max) (A)

3

Output options

Adjustable Output

Vout (max) (V)

3.6

Vout (min) (V)

0.8

Noise (µVrms)

20

PSRR at 100 KHz (dB)

50

Iq (typ) (mA)

3

Features

Enable, Power good, Soft start

Thermal resistance θJA (°C/W)

27

Load capacitance (min) (µF)

2.2

Regulated outputs (#)

1

Accuracy (%)

1

Dropout voltage (Vdo) (typ) (mV)

120

Operating temperature range (°C)

-40 to 125

Rating

Catalog

Vin (max) (V)

5.5

Vin (min) (V)

0.8

Iout (max) (A)

3

Output options

Adjustable Output

Vout (max) (V)

3.6

Vout (min) (V)

0.8

Noise (µVrms)

20

PSRR at 100 KHz (dB)

50

Iq (typ) (mA)

3

Features

Enable, Power good, Soft start

Thermal resistance θJA (°C/W)

27

Load capacitance (min) (µF)

2.2

Regulated outputs (#)

1

Accuracy (%)

1

Dropout voltage (Vdo) (typ) (mV)

120

Operating temperature range (°C)

-40 to 125

TO-263 (KTW)

7

153.924 mm² (10.1 mm × 15.24 mm)

VQFN (RGR)

20

12.25 mm² (3.5 mm × 3.5 mm)

VQFN (RGW)

20

25 mm² (5 mm × 5 mm)

Input voltage range: 1.1V to 5.5V
Adjustable start-up in-rush control
1% accuracy over line, load, and temperature
VBIAS permits low VIN operation with good transient response
Adjustable output: 0.8V to 3.6V
Ultra-low dropout:
- 115mV (typical, legacy chip) at 3.0A
- 120mV (typical, new chip) at 3.0A
Stable with any or no output capacitor (legacy chip)
Stable with any output capacitor ≥2.2µF (new chip)
Power-good (PG) output allows supply monitoring or provides a sequencing signal for other supplies
Packages:
- 5mm × 5mm × 1mm VQFN (RGW)
- 3.5mm × 3.5mm VQFN (RGR), and DDPAK-7 (legacy chip)

Input voltage range: 1.1V to 5.5V
Adjustable start-up in-rush control
1% accuracy over line, load, and temperature
VBIAS permits low VIN operation with good transient response
Adjustable output: 0.8V to 3.6V
Ultra-low dropout:
- 115mV (typical, legacy chip) at 3.0A
- 120mV (typical, new chip) at 3.0A
Stable with any or no output capacitor (legacy chip)
Stable with any output capacitor ≥2.2µF (new chip)
Power-good (PG) output allows supply monitoring or provides a sequencing signal for other supplies
Packages:
- 5mm × 5mm × 1mm VQFN (RGW)
- 3.5mm × 3.5mm VQFN (RGR), and DDPAK-7 (legacy chip)

The TPS74401 low-dropout (LDO) linear regulators provide an easy-to-use robust power-management option for a wide variety of applications. The user-programmable soft-start minimizes stress on the input power source by reducing capacitive inrush current on start-up. The soft-start is monotonic and designed for powering many different types of processors and application-specific integrated circuits (ASICs). The enable input and power-good output allow easy sequencing with external regulators. Complete flexibility lets the user configure a plan that meets the sequencing requirements of field-programmable gate arrays (FPGAs), digital signal processors (DSPs), and other applications with specific start-up requirements.

A precision reference and error amplifier deliver 1% accuracy over load, line, temperature, and process. The device is stable without an output capacitor (legacy chip) or with any type of capacitor ≥ 2.2µF (new chip). The device is fully specified from TJ = –40°C to +125°C.

The TPS74401 low-dropout (LDO) linear regulators provide an easy-to-use robust power-management option for a wide variety of applications. The user-programmable soft-start minimizes stress on the input power source by reducing capacitive inrush current on start-up. The soft-start is monotonic and designed for powering many different types of processors and application-specific integrated circuits (ASICs). The enable input and power-good output allow easy sequencing with external regulators. Complete flexibility lets the user configure a plan that meets the sequencing requirements of field-programmable gate arrays (FPGAs), digital signal processors (DSPs), and other applications with specific start-up requirements.

A precision reference and error amplifier deliver 1% accuracy over load, line, temperature, and process. The device is stable without an output capacitor (legacy chip) or with any type of capacitor ≥ 2.2µF (new chip). The device is fully specified from TJ = –40°C to +125°C.

filter

尋找其它線性與低壓差 (LDO) 穩壓器

下載觀看有字幕稿的影片影片

您可能會感興趣的類似產品

open-in-new

比較替代產品

針腳對針腳的功能與所比較的裝置相同。

TPS74901

現行

具電源良好與啟用功能的 3-A、低 VIN (0.8-V) 可調式超低壓降電壓穩壓器 3-A, low-VIN (0.8 V), adjustable ultra-low-dropout voltage regulator with Power-Good & enable

技術文件

找不到結果。請清除您的搜尋條件，然後再試一次。

檢視所有 15

重要文件	類型	標題	格式選項	日期
*	資料表	TPS74401 3.0A, Ultra-LDO With Programmable Soft-Start datasheet (Rev. T)	PDF \| HTML	2025/4/24
	白皮書	Demystifying LDO Turn-On (Start-Up) Time (Rev. B)	PDF \| HTML	2026/3/10
	應用說明	LDO Noise Demystified (Rev. B)	PDF \| HTML	2020/8/18
	應用說明	Using Thermal Calculation Tools for Analog Components (Rev. A)		2019/8/30
	應用說明	A Topical Index of TI LDO Application Notes (Rev. F)		2019/6/27
	選擇指南	Low Dropout Regulators Quick Reference Guide (Rev. P)		2018/3/21
	應用說明	LDO PSRR Measurement Simplified (Rev. A)	PDF \| HTML	2017/8/9
	類比設計期刊	LDO noise examined in detail		2012/9/25
	類比設計期刊	4Q 2012 Issue Analog Applications Journal		2012/9/25
	應用說明	Power Solution Using Discrete DC/DC Converters and LDOs (Rev. B)		2010/8/26
	應用說明	Power Ref Design for TMS320C6472, 12-Vin Digital Pwr Cntrlrs, and LDOs (Rev. A)		2010/5/24
	應用說明	Pwr Ref Design f/'C6472 12-Vin Digital Pwr Controllers and LDOs		2010/4/28
	應用說明	'C6472 12Vin Flexible Pwr Design Using DCDC Controllers and LDOs (8x C6472)		2010/3/26
	應用說明	Using New Thermal Metrics		2009/12/15
	類比設計期刊	A 3-A, 1.2-Vout linear regulator with 80% efficiency and Plost < 1W		2006/10/10

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

DAC38RF80EVM — DAC38RF80 雙通道、14 位元、9GSPS、6x-24x 內插、6 和 9GHz PLL DAC 評估模組

DAC38RF80EVM 是用於評估 DAC38RF80/84/90 數位類比轉換器 (DAC) 的電路板。EVM 可用於評估高達 9GSPS 取樣率的 DAC 性能。此設計可搭配基於 FPGA 的圖型產生器卡 TSW14J56EVM（Rev B 及以上版本）協同運作。EVM 中提供的 FMC 連接器亦可將 DAC 與第三方廠商的 FPGA 開發板進行介接。同時提供易於使用的軟體介面，可透過 SPI 控制 DAC 與板載的 LMK04828 時鐘晶片。

使用指南: PDF

支援產品和硬體

有庫存

限制：

登入以進行訂購

lock

登入以檢視庫存

??asset.out-of-stock-ti_zh_TW??

無法提供

開發板

DAC38RF82EVM — DAC38RF82 雙通道、14 位元、9 GSPS、1x-24x 內插、6 和 9 GHz PLL DAC 評估模組

DAC38RF82EVM 是用於評估 DAC38RF82/83/85/93 數位類比轉換器 (DAC) 的電路板。EVM 可用於評估取樣率高達 9GSPS 的 DAC 性能，其設計需與 TSW14J56 EVM 搭配使用。提供的 FMC 連接器亦可將 DAC 與第三方廠商的 FPGA 開發板進行介接。同時提供易於使用的軟體介面，可透過 SPI 控制 DAC 與板載的 LMK04828 時鐘晶片。

使用指南: PDF

支援產品和硬體

有庫存

限制：

登入以進行訂購

lock

登入以檢視庫存

??asset.out-of-stock-ti_zh_TW??

無法提供

開發板

DAC38RF89EVM — DAC38RF89 雙通道、14 位元、8.4 GSPS、1x-24x 內插、5 和 7.5 GHz PLL DAC 評估模組

DAC38RF89 評估模組 (EVM) 是用於評估 DAC38RF89 數位類比轉換器 (DAC) 的電路板。DAC38RFEVM 可用於評估取樣率高達 9GSPS 的 DAC 性能，其設計需與 TSW14J56EVM（Rev B 及以上版本）搭配使用。提供的 FMC 連接器亦可將 DAC 與第三方廠商的 FPGA 開發板進行介接。同時提供易於使用的軟體介面，可透過 SPI 控制 DAC 與板載的 LMK04828 時脈晶片。

使用指南: PDF

支援產品和硬體

有庫存

限制：

登入以進行訂購

lock

登入以檢視庫存

??asset.out-of-stock-ti_zh_TW??

無法提供

開發板

TPS74401EVM-118 — TPS74401 評估模組

The TPS74401EVM-118 evaluation module (EVM) is designed to help the user easily evaluate and test the operation and functionality of the TPS74401 LDO linear regulator. The EVM uses the TPS74401, 3 A linear regulator with programmable soft-start and integrated power good (PG). Refer to (...)

使用指南: PDF

支援產品和硬體

有庫存

限制：

登入以進行訂購

lock

登入以檢視庫存

??asset.out-of-stock-ti_zh_TW??

無法提供

模擬型號