TPS74401

現行

3-A、低 VIN (0.8-V)、低雜訊、高 PSRR、可調式超低壓降電壓穩壓器

產品詳細資料

Output options Adjustable Output Iout (max) (A) 3 Vin (max) (V) 5.5 Vin (min) (V) 0.8 Vout (max) (V) 3.6 Vout (min) (V) 0.8 Noise (µVrms) 13 Iq (typ) (mA) 3 Thermal resistance θJA (°C/W) 27 Rating Catalog Load capacitance (min) (µF) 0 Regulated outputs (#) 1 Features Enable, Power good, Soft start Accuracy (%) 1 PSRR at 100 KHz (dB) 50 Dropout voltage (Vdo) (typ) (mV) 115 Operating temperature range (°C) -40 to 125
Output options Adjustable Output Iout (max) (A) 3 Vin (max) (V) 5.5 Vin (min) (V) 0.8 Vout (max) (V) 3.6 Vout (min) (V) 0.8 Noise (µVrms) 13 Iq (typ) (mA) 3 Thermal resistance θJA (°C/W) 27 Rating Catalog Load capacitance (min) (µF) 0 Regulated outputs (#) 1 Features Enable, Power good, Soft start Accuracy (%) 1 PSRR at 100 KHz (dB) 50 Dropout voltage (Vdo) (typ) (mV) 115 Operating temperature range (°C) -40 to 125
TO-263 (KTW) 7 153.924 mm² 10.1 x 15.24 VQFN (RGR) 20 12.25 mm² 3.5 x 3.5 VQFN (RGW) 20 25 mm² 5 x 5
  • Input Voltage Range: 1.1 V to 5.5 V
  • Soft-Start (SS) Pin Provides a Linear Startup With Ramp Time Set by External Capacitor
  • 1% Accuracy Over Line, Load, and Temperature
  • Supports Input Voltages as Low as 0.9 V With External Bias Supply
  • Adjustable Output: 0.8 V to 3.6 V
  • Ultra-Low Dropout: 115 mV at 3.0 A (typical)
  • Stable With Any or No Output Capacitor
  • Excellent Transient Response
  • Open-Drain Power-Good (VQFN Only)
  • Packages: 5-mm × 5-mm × 1-mm VQFN (RGW), 3.5-mm × 3.5-mm VQFN (RGR), and DDPAK
  • Input Voltage Range: 1.1 V to 5.5 V
  • Soft-Start (SS) Pin Provides a Linear Startup With Ramp Time Set by External Capacitor
  • 1% Accuracy Over Line, Load, and Temperature
  • Supports Input Voltages as Low as 0.9 V With External Bias Supply
  • Adjustable Output: 0.8 V to 3.6 V
  • Ultra-Low Dropout: 115 mV at 3.0 A (typical)
  • Stable With Any or No Output Capacitor
  • Excellent Transient Response
  • Open-Drain Power-Good (VQFN Only)
  • Packages: 5-mm × 5-mm × 1-mm VQFN (RGW), 3.5-mm × 3.5-mm VQFN (RGR), and DDPAK

The TPS74401 low-dropout (LDO) linear regulators provide an easy-to-use robust power-management solution for a wide variety of applications. The user-programmable soft-start minimizes stress on the input power source by reducing capacitive inrush current on start-up. The soft-start is monotonic and well-suited for powering many different types of processors and application-specific integrated circuits (ASICs). The enable input and power-good output allow easy sequencing with external regulators. This complete flexibility lets the user configure a solution that meets the sequencing requirements of field-programmable gate arrays (FPGAs), digital signal processors (DSPs), and other applications with specific start-up requirements.

A precision reference and error amplifier deliver 1% accuracy over load, line, temperature, and process. The TPS74401 family of LDOs is stable without an output capacitor or with ceramic output capacitors. The device family is fully specified from TJ = –40°C to 125°C. The TPS74401 is offered in two 20-pin small VQFN packages (a 5-mm × 5-mm RGW and a
3.5-mm × 3.5-mm RGR package), yielding a highly compact total solution size. For applications that require additional power dissipation, the DDPAK (KTW) package is also available.

The TPS74401 low-dropout (LDO) linear regulators provide an easy-to-use robust power-management solution for a wide variety of applications. The user-programmable soft-start minimizes stress on the input power source by reducing capacitive inrush current on start-up. The soft-start is monotonic and well-suited for powering many different types of processors and application-specific integrated circuits (ASICs). The enable input and power-good output allow easy sequencing with external regulators. This complete flexibility lets the user configure a solution that meets the sequencing requirements of field-programmable gate arrays (FPGAs), digital signal processors (DSPs), and other applications with specific start-up requirements.

A precision reference and error amplifier deliver 1% accuracy over load, line, temperature, and process. The TPS74401 family of LDOs is stable without an output capacitor or with ceramic output capacitors. The device family is fully specified from TJ = –40°C to 125°C. The TPS74401 is offered in two 20-pin small VQFN packages (a 5-mm × 5-mm RGW and a
3.5-mm × 3.5-mm RGR package), yielding a highly compact total solution size. For applications that require additional power dissipation, the DDPAK (KTW) package is also available.

下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
引腳對引腳的功能與所比較的產品相同
TPS74901 現行 具電源良好與啟用功能的 3-A、低 VIN (0.8-V) 可調式超低壓降電壓穩壓器 3-A, low-VIN (0.8 V), adjustable ultra-low-dropout voltage regulator with Power-Good & enable

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 15
類型 標題 日期
* Data sheet TPS74401 3.0-A, Ultra-LDO with Programmable Soft-Start datasheet (Rev. R) PDF | HTML 2016年 4月 6日
Application note LDO Noise Demystified (Rev. B) PDF | HTML 2020年 8月 18日
Application note Using Thermal Calculation Tools for Analog Components (Rev. A) 2019年 8月 30日
Application note A Topical Index of TI LDO Application Notes (Rev. F) 2019年 6月 27日
Selection guide Low Dropout Regulators Quick Reference Guide (Rev. P) 2018年 3月 21日
Application note LDO PSRR Measurement Simplified (Rev. A) PDF | HTML 2017年 8月 9日
Analog Design Journal 4Q 2012 Issue Analog Applications Journal 2012年 9月 25日
Analog Design Journal LDO noise examined in detail 2012年 9月 25日
Application note Power Solution Using Discrete DC/DC Converters and LDOs (Rev. B) 2010年 8月 26日
Application note Power Ref Design for TMS320C6472, 12-Vin Digital Pwr Cntrlrs, and LDOs (Rev. A) 2010年 5月 24日
Application note Pwr Ref Design f/'C6472 12-Vin Digital Pwr Controllers and LDOs 2010年 4月 28日
Application note 'C6472 12Vin Flexible Pwr Design Using DCDC Controllers and LDOs (8x C6472) 2010年 3月 26日
Application note Using New Thermal Metrics 2009年 12月 15日
Analog Design Journal A 3-A, 1.2-Vout linear regulator with 80% efficiency and Plost < 1W 2006年 10月 10日
EVM User's guide TPS74x01EVM-118 User's Guide 2006年 6月 20日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

DAC38RF80EVM — DAC38RF80 雙通道、14 位元、9-GSPS、6x-24x 內插、6 和 9 GHz PLL DAC 評估模組

The DAC38RF80EVM is the circuit board for evaluating DAC38RF80/84/90 digital-to-analog converters (DACs). The EVM can be used to evaluate the performance of the DAC up to 9-GSPS sampling rate. It is designed to work with the FPGA-based pattern generator card TSW14J56EVM (Rev B and up). The (...)

使用指南: PDF
TI.com 無法提供
開發板

DAC38RF82EVM — DAC38RF82 雙通道、14 位元、9 GSPS、1x-24x 內插、6 和 9 GHz PLL DAC 評估模組

The DAC38RF82EVM is the circuit board for evaluating DAC38RF82/83/85/93 digital to analog converters (DACs). The EVM can be used to evaluate the performance of the DAC up to 9GSPS sampling rate and it is designed to work with the TSW14J56 EVM. The available FMC connector also makes it possible to (...)
使用指南: PDF
TI.com 無法提供
開發板

DAC38RF89EVM — DAC38RF89 雙通道、14 位元、8.4 GSPS、1x-24x 內插、5 和 7.5 GHz PLL DAC 評估模組

The DAC38RF89 evaluation module (EVM) is the circuit board for evaluating DAC38RF89 digital-to-analog converters (DACs). The DAC38RFEVM can be used to evaluate the performance of the DAC up to 9-GSPS sampling rate and is designed to work with the TSW14J56EVM (Rev B and up). The available FMC (...)

使用指南: PDF
TI.com 無法提供
開發板

TPS74401EVM-118 — TPS74401 評估模組

The TPS74401EVM-118 evaluation module (EVM) is designed to help the user easily evaluate and test the operation and functionality of the TPS74401 LDO linear regulator. The EVM uses the TPS74401, 3 A linear regulator with programmable soft-start and integrated power good (PG). Refer to (...)

使用指南: PDF
TI.com 無法提供
模擬型號

TPS74401 PSpice Transient Model (Rev. B)

SLIM008B.ZIP (63 KB) - PSpice Model
模擬型號

TPS74401 TINA-TI DC Reference Design

SLIM010.TSC (120 KB) - TINA-TI Reference Design
模擬型號

TPS74401 TINA-TI Transient Reference Design

SLIM009.TSC (89 KB) - TINA-TI Reference Design
模擬型號

TPS74401 TINA-TI Transient Spice Model

SLIM011.ZIP (35 KB) - TINA-TI Spice Model
模擬型號

TPS74401 Unencrypted PSpice Transient Model

SBVM619.ZIP (3 KB) - PSpice Model
配置圖

PMP5149 1

SLVR354.PDF (150 KB)
配置圖

PMP5149 2

SLVR355.PDF (141 KB)
配置圖

PMP5149 3

SLVR356.PDF (193 KB)
參考設計

TIDA-01215 — 適用於最佳化射頻取樣 DAC 中的突波和相位雜訊的電源參考設計

This reference design provides an efficient power supply scheme to power-up the RF-sampling DAC38RF8x digital-to-analog data converter (DAC) without sacrificing performance and also reduces board area and BOM. The reference design uses both DC/DC switchers and an LDO to power-up the DAC38RF8x (...)
Design guide: PDF
電路圖: PDF
參考設計

TIDA-01240 — 射頻取樣 S 波段雷達發送器參考設計

Synthesis of waveforms appropriate for an S-band multifunction phased array radar (MPAR) is demonstrated with an RF sampling architecture utilizing the DAC38RF80, a 9GSPS 16-bit digital-to-analog converter (DAC). The RF sampling transmit architecture simplifies the signal chain, bringing the data (...)
Design guide: PDF
電路圖: PDF
參考設計

TIDA-01084 — 連續波相位對齊多音調產生器:DC 轉 6 GHz 射頻取樣 DAC 參考設計

The TIDA-01084 reference design demonstrates the use of RF sampling DAC to generate continuous phase-aligned multitone waveforms. With four 48-bit independent NCOs, the 14-bit, 9GSPS DAC38RF83 can generate four CW tones placed anywhere within the first Nyquist zone or up to 6 GHz in the second.

This (...)

Design guide: PDF
電路圖: PDF
參考設計

TIDA-00352 — SDI 視訊聚合參考設計

This verified reference design is a complete four channel SDI aggregation and de-aggregation solution. One TLK10022 is used to aggregate four synchronous HD-SDI sources together into one 5.94 Gbps serial link. The serial data is transferred via copper or optical fiber where a second TLK10022 is (...)
Test report: PDF
電路圖: PDF
參考設計

TIDA-00309 — DisplayPort 視訊 4:1 聚合參考設計

This verified reference design is a complete four channel DisplayPort aggregation and de-aggregation solution. One TLK10022 is used to aggregate four synchronous DisplayPort (DP) sources together into one 10.8 Gbps serial link. The serial data is transferred via copper or optical fiber where a (...)
Test report: PDF
電路圖: PDF
參考設計

TIDA-00270 — 電流分載雙 LDO

This power supply topology is capable of sourcing 6A via two LDOs operating in parallel. The solution sources current evenly between the two TPS74401’s, each capable of supplying 3A. This design allows for higher currents to be supplied than is typically possible with a single LDO. It also (...)
Design guide: PDF
電路圖: PDF
參考設計

TIDA-00269 — Gigabit 乙太網路鏈路聚合器參考設計

The Gigabit Ethernet Link Aggregator reference design features the TLK10081 device which is a multi-rate link aggregator intended for use in high-speed bi-directional point-to-point data transmission systems to reduce the number of physical links by multiplexing lower speed serial links into higher (...)
Test report: PDF
電路圖: PDF
參考設計

TIDA-00234 — 適用於具有兩個或多個 SFP+ 光學連接埠之系統的雙通道 XAUI 到 SFI 參考設計

The TIDA-00234 XAUI to SFI reference design is intended for Enterprise and Service Provider Networking applications like Ethernet Switches and Routers that implement multiple 10G Ethernet compliant Optical (SFP+) ports. This reference design features the TLK10232 device which is the most compact (...)
Test report: PDF
電路圖: PDF
參考設計

TIDA-00069 — 說明如何將 Altera FPGA 介接至高速 LVDS 介面數據轉換器的 FPGA 韌體範例

This reference design and the associated example Verilog code can be used as a starting point for interfacing Altera FPGAs to Texas Instruments' high-speed LVDS-interface analog-to-digital converters (ADC) and digital-to-analog converters (DAC). The firmware implementation is explained and the (...)
使用指南: PDF
電路圖: PDF
封裝 引腳 下載
TO-263 (KTW) 7 檢視選項
VQFN (RGR) 20 檢視選項
VQFN (RGW) 20 檢視選項

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 資格摘要
  • 進行中可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片