CDCLVP1204
- 2:4 Differential Buffer
- Selectable Clock Inputs Through Control Terminal
- Universal Inputs Accept LVPECL, LVDS, and
LVCMOS/LVTTL - Four LVPECL Outputs
- Maximum Clock Frequency: 2 GHz
- Maximum Core Current Consumption: 45 mA
- Very Low Additive Jitter: <100 fs, RMS in 10-kHz
to 20-MHz Offset Range:- 57 fs, RMS (typical) at 122.88 MHz
- 48 fs, RMS (typical) at 156.25 MHz
- 30 fs, RMS (typical) at 312.5 MHz
- 2.375-V to 3.6-V Device Power Supply
- Maximum Propagation Delay: 450 ps
- Maximum Output Skew: 15 ps
- LVPECL Reference Voltage, VAC_REF, Available
for Capacitive-Coupled Inputs - Industrial Temperature Range: –40°C to +85°C
- Supports 105°C PCB Temperature (Measured at
Thermal Pad) - ESD Protection Exceeds 2 kV (HBM)
The CDCLVP1204 is a highly versatile, low additive jitter buffer that can generate four copies of LVPECL clock outputs from one of two selectable LVPECL, LVDS, or LVCMOS inputs for a variety of communication applications. It has a maximum clock frequency up to 2 GHz. The CDCLVP1204 features an on-chip multiplexer (MUX) for selecting one of two inputs that can be easily configured solely through a control terminal. The overall additive jitter performance is less than 0.1 ps, RMS from 10 kHz to 20 MHz, and overall output skew is as low as 15 ps, making the device a perfect choice for use in demanding applications.
The CDCLVP1204 clock buffer distributes one of two selectable clock inputs (IN0, IN1) to four pairs of differential LVPECL clock outputs (OUT0, OUT3) with minimum skew for clock distribution. The CDCLVP1204 can accept two clock sources into an input multiplexer. The inputs can be LVPECL, LVDS, or LVCMOS/LVTTL.
The CDCLVP1204 is specifically designed for driving 50-Ω transmission lines. When driving the inputs in single-ended mode, the LVPECL bias voltage (VAC_REF) must be applied to the unused negative input terminal. However, for high-speed performance up to 2 GHz, differential mode is strongly recommended.
The CDCLVP1204 is characterized for operation from –40°C to +85°C.
技術文件
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | CDCLVP1204 Four LVPECL Output, High-Performance Clock Buffer datasheet (Rev. F) | PDF | HTML | 2015/9/3 | ||
| 使用指南 | CDCLVP1204 User's Guide | 2009/7/9 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
CDCLVP1204EVM — CDCLVP1204 評估模組
The CDCLVP1204 is a high-performance, low additive phase noise clock buffer. It has two universal input buffers that support either single-ended or differential clock inputs, selectable through a control pin. The device also features on-chip bias generators that can provide the LVPECL common-mode (...)
CLOCK-TREE-ARCHITECT — 時鐘樹架構程式設計軟體
時鐘樹架構是一款時鐘樹合成工具，可根據您的系統需求產生時鐘樹解決方案，進而簡化您的設計流程。此工具可從廣泛的計時產品資料庫中汲取資料，產生系統級多晶片計時解決方案。
PLLATINUMSIM-SW — PLL 迴路濾波器、相位雜訊、鎖定時間與雜散模擬工具
PLLATINUMSIM-SW 為一模擬工具，可讓使用者建立 PLLatinum™ 積體電路的詳細設計和模擬，包括 LMX 系列的相位鎖定迴路 (PLL) 及合成器。
TIDA-00234 — 適用於具有兩個或多個 SFP+ 光學連接埠之系統的雙通道 XAUI 到 SFI 參考設計
TIDA-00269 — Gigabit 乙太網路鏈路聚合器參考設計
吉位元乙太網路鏈路聚合器參考設計採用 TLK10081 裝置，該裝置是一種多速率鏈路聚合器，用於高速雙向點對點資料傳輸系統，透過將低速串列鏈路多工為高速串列鏈路來減少實體鏈路的數量。此參考設計可協助客戶減少需要在應用程式中實作和管理的串列鏈路數量。TLK10081 使客戶能夠聚合和去聚合包括原始資料類型在內所有類型的多個串列鏈路。此外，CDCM6208 裝置也是一大特色，可在沒有可用時鐘（或時鐘不符合系統抖動要求）的客戶系統中，為 TLK10081 提供超低抖動時脈輸入。通道 A 的高速訊號已路由至 SFP+ 模組，可在實作光纖配置的系統中輕鬆評估。通道 B 的高速訊號已路由至邊緣啟動 (...)
TIDA-00309 — DisplayPort 視訊 4:1 聚合參考設計
TIDA-00352 — SDI 視訊聚合參考設計
此經驗證的參考設計是完整的四通道 SDI 聚合與去聚合解決方案。一個 TLK10022 用於將四個同步 HD-SDI 源聚合到一個 5.94Gbps 串列鏈路中。序列資料透過銅纜或光纖傳輸，其中第二個 TLK10022 用於去聚合並無縫地重新顯示原始視訊內容。
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| VQFN (RGT) | 16 | Ultra Librarian |
訂購與品質
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。