JAJSK40F May   2009  – January 2023 TCA6416A

PRODUCTION DATA  

  1. 特長
  2. アプリケーション
  3. 概要
  4. Revision History
  5. Pin Configuration and Functions
  6. Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 I2C Interface Timing Requirements
    7. 6.7 Reset Timing Requirements
    8. 6.8 Switching Characteristics
    9. 6.9 Typical Characteristics
  7. Parameter Measurement Information
  8. Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagrams
    3. 8.3 Feature Description
      1. 8.3.1 Voltage Translation
      2. 8.3.2 I/O Port
      3. 8.3.3 Interrupt Output ( INT)
      4. 8.3.4 Reset Input ( RESET)
    4. 8.4 Device Functional Modes
      1. 8.4.1 Power-On Reset
    5. 8.5 Programming
      1. 8.5.1 I2C Interface
    6. 8.6 Register Maps
      1. 8.6.1 Device Address
      2. 8.6.2 Control Register and Command Byte
      3. 8.6.3 Register Descriptions
      4. 8.6.4 Bus Transactions
        1. 8.6.4.1 Writes
        2. 8.6.4.2 Reads
  9. Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
        1. 9.2.2.1 Minimizing ICC When I/Os Control LEDs
      3. 9.2.3 Application Curves
  10. 10Power Supply Recommendations
    1. 10.1 Power-On Reset Requirements
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 ドキュメントの更新通知を受け取る方法
    2. 12.2 サポート・リソース
    3. 12.3 商標
    4. 12.4 静電気放電に関する注意事項
    5. 12.5 用語集
  13. 13Mechanical, Packaging, and Orderable Information

パッケージ・オプション

メカニカル・データ(パッケージ|ピン)
サーマルパッド・メカニカル・データ
発注情報

I2C Interface Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see GUID-BBAD2305-8E03-422B-B861-F1AE3AC83143.html#SCPS133IMG6684)
STANDARD MODE
I2C BUS
FAST MODE
I2C BUS
UNIT
MINMAXMINMAX
fsclI2C clock frequency01000400kHz
tschI2C clock high time40.6μs
tsclI2C clock low time4.71.3μs
tspI2C spike time050050ns
tsdsI2C serial data setup time250100ns
tsdhI2C serial data hold time00ns
ticrI2C input rise time100020 + 0.1Cb#SCPS133164300ns
ticfI2C input fall time30020 + 0.1Cb#SCPS133164300ns
tocfI2C output fall time; 10 pF to 400 pF bus30020 + 0.1Cb#SCPS133164300μs
tbufI2C bus free time between Stop and Start4.71.3μs
tstsI2C Start or repeater Start condition setup time4.70.6μs
tsthI2C Start or repeater Start condition hold time40.6μs
tspsI2C Stop condition setup time40.6μs
tvd(data)Valid data time; SCL low to SDA output valid10.9μs
tvd(ack)Valid data time of ACK condition; ACK signal from SCL low to SDA (out) low10.9μs
Cb = total capacitance of one bus line in pF