SPRUJA1 October 2023
AM62x SIP SK EVM board include XDS110 class on board emulation. The connection for the emulator uses an USB 2.0 micro-B connector and the circuit act as a bus-powered USB device. The VBUS power from the connector is used to power the emulation circuit so that connection to the emulator is not lost when the power to the SK EVM is removed. Voltage translation buffers are used to isolate the XDS110 circuit from the rest of the SK EVM.
Optionally, JTAG Interface on SK EVM is also provided through 20 Pin Standard JTAG cTI Header J17. This allows the user to connect an external JTAG Emulator Cable. Voltage translation buffers are used to isolate the JTAG signals from cTI header from the rest of the SK EVM. The output from the voltage translators from XDS110 Section and cTI Header Section are muxed and connected to AM62x SIP JTAG Interface. If a connection to the cTI 20 Pin JTAG connector is sensed using a presence detect circuit, then the mux is set to route the 20 pin signals from the cTI connector to the AM62x SIP SoC in place of the on-board emulation circuit.
The pin-outs of the cTI 20 pin JTAG connector are given in the table below. An ESD-protection part number TPD4E004 is provided on USB signals to steer ESD current pulses to VCC or GND. TPD4E004 protects against ESD pulses up to ±15-kV Human-Body Model (HBM) as specified in IEC 61000-4-2 and provides ±8-kV contact discharge and ±12- kV air-gap discharge.
Pin No. | Signal |
---|---|
1 | JTAG_TMS |
2 | JTAG_TRST# |
3 | JTAG_TDI |
4 | JTAG_TDIS |
5 | VCC3V3_SYS |
6 | NC |
7 | JTAG_TDO |
8 | SEL_XDS110_INV |
9 | JTAG_cTI_RTCK |
10 | DGND |
11 | JTAG_cTI_TCK |
12 | DGND |
13 | JTAG_EMU0 |
14 | JTAG_EMU1 |
15 | JTAG_EMU_RSTn |
16 | DGND |
17 | NC |
18 | NC |
19 | NC |
20 | DGND |