Product details

Configuration 1:1 SPST Number of channels 4 Power supply voltage - single (V) 3.3, 5, 12, 16, 20 Power supply voltage - dual (V) +/-10, +/-2.5, +/-5 Protocols Analog Ron (typ) (Ω) 180 CON (typ) (pF) 4 Supply current (typ) (µA) 0.01 Bandwidth (MHz) 40 Operating temperature range (°C) -55 to 125 Features Break-before-make Input/output continuous current (max) (mA) 10 Rating Catalog Drain supply voltage (max) (V) 18 Supply voltage (max) (V) 18 Negative rail supply voltage (max) (V) 0
Configuration 1:1 SPST Number of channels 4 Power supply voltage - single (V) 3.3, 5, 12, 16, 20 Power supply voltage - dual (V) +/-10, +/-2.5, +/-5 Protocols Analog Ron (typ) (Ω) 180 CON (typ) (pF) 4 Supply current (typ) (µA) 0.01 Bandwidth (MHz) 40 Operating temperature range (°C) -55 to 125 Features Break-before-make Input/output continuous current (max) (mA) 10 Rating Catalog Drain supply voltage (max) (V) 18 Supply voltage (max) (V) 18 Negative rail supply voltage (max) (V) 0
PDIP (N) 14 181.42 mm² 19.3 x 9.4 SOIC (D) 14 51.9 mm² 8.65 x 6 SOP (NS) 14 79.56 mm² 10.2 x 7.8 TSSOP (PW) 14 32 mm² 5 x 6.4
  • 20V digital or ± 10V peak-to-peak switching
  • 280Ω typical on-state resistance for 15V operation
  • Switch on-state resistance matched to within 10Ω typ over 15V signal-input range
  • High on/off output-voltage ratio: 65dB typ at f is = 10kHz, RL= 10kΩ
  • High degree of linearity: <0.5% distortion typat f is= 1kHz, V is= 5Vp-p, V DD −V SS ⩾10V, R L = 10kΩ
  • Extremely low off-state switch leakage resulting in very low offset current and high effective off-state resistance: 100pA typ. at V DD −V SS =18V, T A=25°C
  • Extremely high control input impedance (control circuit isolated from signal circuit: 10 12 Ω typ.
  • Low crosstalk between switches: −50dB typ at f is = 0.9MHz, R L = 1kΩ
  • Matched control-input to signal-output capacitance: Reduces output signal transients
  • Frequency response, switch on = 40MHz (typical)
  • 100% tested for quiescent current at 20V
  • Maximum control input current of 1µA at 18V over full package temperature range; 100nA at 18V at 25°C
  • 5V, 10V, and 15V parametric ratings
  • 20V digital or ± 10V peak-to-peak switching
  • 280Ω typical on-state resistance for 15V operation
  • Switch on-state resistance matched to within 10Ω typ over 15V signal-input range
  • High on/off output-voltage ratio: 65dB typ at f is = 10kHz, RL= 10kΩ
  • High degree of linearity: <0.5% distortion typat f is= 1kHz, V is= 5Vp-p, V DD −V SS ⩾10V, R L = 10kΩ
  • Extremely low off-state switch leakage resulting in very low offset current and high effective off-state resistance: 100pA typ. at V DD −V SS =18V, T A=25°C
  • Extremely high control input impedance (control circuit isolated from signal circuit: 10 12 Ω typ.
  • Low crosstalk between switches: −50dB typ at f is = 0.9MHz, R L = 1kΩ
  • Matched control-input to signal-output capacitance: Reduces output signal transients
  • Frequency response, switch on = 40MHz (typical)
  • 100% tested for quiescent current at 20V
  • Maximum control input current of 1µA at 18V over full package temperature range; 100nA at 18V at 25°C
  • 5V, 10V, and 15V parametric ratings

For transmission or multiplexing of analog or digital signals high-voltage types (20V rating).

CD4016B B Series types are quad bilateral switches intended for the transmission or multiplexing of analog or digital signals. Each of the four independent bilateral switches has a single control signal input which simultaneously biases both the p and n device in a given switch on or off.

The CD4016B B Series types are supplied in 14-lead hermetic dual-in-line ceramic packages (F3A suffix), 14-lead dual-in-line plastic packages (E suffix), 14-lead small-outline packages (M, MT, M96, and NSR suffixes), and 14-lead thin shrink small-outline packages (PW and PWR suffixes).

For transmission or multiplexing of analog or digital signals high-voltage types (20V rating).

CD4016B B Series types are quad bilateral switches intended for the transmission or multiplexing of analog or digital signals. Each of the four independent bilateral switches has a single control signal input which simultaneously biases both the p and n device in a given switch on or off.

The CD4016B B Series types are supplied in 14-lead hermetic dual-in-line ceramic packages (F3A suffix), 14-lead dual-in-line plastic packages (E suffix), 14-lead small-outline packages (M, MT, M96, and NSR suffixes), and 14-lead thin shrink small-outline packages (PW and PWR suffixes).

Download View video with transcript Video

Similar products you might be interested in

open-in-new Compare alternates
Same functionality with different pin-out to the compared device
TMUX4051 ACTIVE ±12-V, 8:1, one-channel multiplexer with 1.8-V compatible logic Higher voltage range

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 9
Type Title Date
* Data sheet CD4016B Types CMOS Quad Bilateral Switch datasheet (Rev. E) PDF | HTML 09 Aug 2024
Application note Selecting the Correct Texas Instruments Signal Switch (Rev. E) PDF | HTML 02 Jun 2022
Application note Multiplexers and Signal Switches Glossary (Rev. B) PDF | HTML 01 Dec 2021
Selection guide Logic Guide (Rev. AB) 12 Jun 2017
Application note Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) 02 Dec 2015
User guide LOGIC Pocket Data Book (Rev. B) 16 Jan 2007
Application note Semiconductor Packing Material Electrostatic Discharge (ESD) Protection 08 Jul 2004
User guide Signal Switch Data Book (Rev. A) 14 Nov 2003
Application note Understanding Buffered and Unbuffered CD4xxxB Series Device Characteristics 03 Dec 2001

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Interface adapter

LEADED-ADAPTER1 — Surface mount to DIP header adapter for quick testing of TI's 5, 8, 10, 16 & 24-pin leaded packages

The EVM-LEADED1 board allows for quick testing and bread boarding of TI's common leaded packages.  The board has footprints to convert TI's D, DBQ, DCT,DCU, DDF, DGS, DGV, and PW surface mount packages to 100mil DIP headers.     

User guide: PDF
Not available on TI.com
Package Pins CAD symbols, footprints & 3D models
PDIP (N) 14 Ultra Librarian
SOIC (D) 14 Ultra Librarian
SOP (NS) 14 Ultra Librarian
TSSOP (PW) 14 Ultra Librarian

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos