EQ50F100

LAST TIME BUY

1-Gbps to 6.25-Gbps backplane equalizer

Product details

Function Equalizer Protocols CML Number of transmitters 1 Number of receivers 1 Supply voltage (V) 1.8 Signaling rate (Mbps) 6250 Input signal CML Output signal CML Rating Catalog Operating temperature range (°C) -40 to 85
Function Equalizer Protocols CML Number of transmitters 1 Number of receivers 1 Supply voltage (V) 1.8 Signaling rate (Mbps) 6250 Input signal CML Output signal CML Rating Catalog Operating temperature range (°C) -40 to 85
WSON (NGG) 6 9 mm² 3 x 3
  • Recovers 6.25 Gbps signals after 30" of FR4
  • Single 1.8V power supply
  • Low power consumption: 85mW
  • Equalize up to 20dB loss at 2.5 GHz
  • 35 ps residual deterministic jitter at 5 Gbps
  • On-chip CML terminations
  • Small 3 mm x 3 mm 6-pin leadless LLP package

  • Recovers 6.25 Gbps signals after 30" of FR4
  • Single 1.8V power supply
  • Low power consumption: 85mW
  • Equalize up to 20dB loss at 2.5 GHz
  • 35 ps residual deterministic jitter at 5 Gbps
  • On-chip CML terminations
  • Small 3 mm x 3 mm 6-pin leadless LLP package

The EQ50F100 is a equalizer designed to compensate transmission medium losses and reduce the medium-induced deterministic jitter. It is optimized for operation from 1Gbps to 6.25Gbps, on printed circuit backplane for up to 30" of FR4 striplines with backplane connectors at both ends. It is code independent, and functioning equally well for short run length, balanced codes such as 8b/10b, commonly used in multiplexed 1.25 Gbps Ethernet Systems.

The equalizer uses differential CML inputs and outputs with feed-through pin-outs, mounted in a 3 mm x 3 mm 6-pin leadless LLP package. It is powered from single 1.8V supply and consumes 85 mW.


The EQ50F100 is a equalizer designed to compensate transmission medium losses and reduce the medium-induced deterministic jitter. It is optimized for operation from 1Gbps to 6.25Gbps, on printed circuit backplane for up to 30" of FR4 striplines with backplane connectors at both ends. It is code independent, and functioning equally well for short run length, balanced codes such as 8b/10b, commonly used in multiplexed 1.25 Gbps Ethernet Systems.

The equalizer uses differential CML inputs and outputs with feed-through pin-outs, mounted in a 3 mm x 3 mm 6-pin leadless LLP package. It is powered from single 1.8V supply and consumes 85 mW.


Download

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 1
Type Title Date
* Data sheet EQ50F100 1Gbps - 6.25 Gbps Backplane Equalizer datasheet (Rev. D) 14 Apr 2005

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location