SN65LVDS95-EP

ACTIVE

Enhanced product LVDS SerDes transmitter

SN65LVDS95-EP

ACTIVE

Product details

Protocols HiRel Enhanced Product Rating HiRel Enhanced Product Operating temperature range (°C) -40 to 85
Protocols HiRel Enhanced Product Rating HiRel Enhanced Product Operating temperature range (°C) -40 to 85
TSSOP (DGG) 48 101.25 mm² 12.5 x 8.1
  • Controlled Baseline
    • One Assembly/Test Site, One Fabrication Site
  • Enhanced Diminishing Manufacturing
    Sources (DMS) Support
  • Enhanced Product-Change Notification
  • Qualification Pedigree
  • 21:3 Data Channel Compression at up to
    1.36 Gigabits per Second Throughput
  • Suited for Point-to-Point Subsystem
    Communication With Very Low EMI
  • 21 Data Channels Plus Clock in
    Low-Voltage TTL and 3 Data Channels Plus
    Clock Out Low-Voltage Differential
  • Operates From a Single 3.3-V Supply and
    250 mW (Typ)
  • 5-V Tolerant Data Inputs
  • ’LVDS95 Has Rising Clock Edge Triggered Inputs
  • Bus Pins Tolerate 6-kV HBM ESD
  • Packaged in Thin Shrink Small-Outline
    Package With 20 Mil Terminal Pitch
  • Consumes <1 mW When Disabled
  • Wide Phase-Lock Input Frequency Range
    20 MHz to 68 MHz
  • No External Components Required for PLL
  • Inputs Meet or Exceed the Requirements of
    ANSI EIA/TIA-644 Standard
  • Industrial Temperature Qualified
    TA = –40°C to 85°C
  • Replacement for the National DS90CR215

Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

  • Controlled Baseline
    • One Assembly/Test Site, One Fabrication Site
  • Enhanced Diminishing Manufacturing
    Sources (DMS) Support
  • Enhanced Product-Change Notification
  • Qualification Pedigree
  • 21:3 Data Channel Compression at up to
    1.36 Gigabits per Second Throughput
  • Suited for Point-to-Point Subsystem
    Communication With Very Low EMI
  • 21 Data Channels Plus Clock in
    Low-Voltage TTL and 3 Data Channels Plus
    Clock Out Low-Voltage Differential
  • Operates From a Single 3.3-V Supply and
    250 mW (Typ)
  • 5-V Tolerant Data Inputs
  • ’LVDS95 Has Rising Clock Edge Triggered Inputs
  • Bus Pins Tolerate 6-kV HBM ESD
  • Packaged in Thin Shrink Small-Outline
    Package With 20 Mil Terminal Pitch
  • Consumes <1 mW When Disabled
  • Wide Phase-Lock Input Frequency Range
    20 MHz to 68 MHz
  • No External Components Required for PLL
  • Inputs Meet or Exceed the Requirements of
    ANSI EIA/TIA-644 Standard
  • Industrial Temperature Qualified
    TA = –40°C to 85°C
  • Replacement for the National DS90CR215

Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

The SN65LVDS95 LVDS serdes (serializer/deserializer) transmitter contains three 7-bit parallel-load serial-out shift registers, a 7× clock synthesizer, and four low-voltage differential signaling (LVDS) line drivers in a single integrated circuit. These functions allow 21 bits of single-ended LVTTL data to be synchronously transmitted over 4 balanced-pair conductors for receipt by a compatible receiver, such as the SN65LVDS96.

When transmitting, data bits D0 through D20 are each loaded into registers of the SN65LVDS95 on the rising edge of the input clock signal (CLKIN). The frequency of CLKIN is multiplied seven times and then used to serially unload the data registers in 7-bit slices. The three serial streams and a phase-locked clock (CLKOUT) are then output to LVDS output drivers. The frequency of CLKOUT is the same as the input clock, CLKIN.

The SN65LVDS95 requires no external components and little or no control. The data bus appears the same at the input to the transmitter and output of the receiver with data transmission transparent to the user(s). The only user intervention is the possible use of the shutdown/clear (SHTDN) active-low input to inhibit the clock and shut off the LVDS output drivers for lower power consumption. A low level on this signal clears all internal registers to a low level.

The SN65LVDS95 LVDS serdes (serializer/deserializer) transmitter contains three 7-bit parallel-load serial-out shift registers, a 7× clock synthesizer, and four low-voltage differential signaling (LVDS) line drivers in a single integrated circuit. These functions allow 21 bits of single-ended LVTTL data to be synchronously transmitted over 4 balanced-pair conductors for receipt by a compatible receiver, such as the SN65LVDS96.

When transmitting, data bits D0 through D20 are each loaded into registers of the SN65LVDS95 on the rising edge of the input clock signal (CLKIN). The frequency of CLKIN is multiplied seven times and then used to serially unload the data registers in 7-bit slices. The three serial streams and a phase-locked clock (CLKOUT) are then output to LVDS output drivers. The frequency of CLKOUT is the same as the input clock, CLKIN.

The SN65LVDS95 requires no external components and little or no control. The data bus appears the same at the input to the transmitter and output of the receiver with data transmission transparent to the user(s). The only user intervention is the possible use of the shutdown/clear (SHTDN) active-low input to inhibit the clock and shut off the LVDS output drivers for lower power consumption. A low level on this signal clears all internal registers to a low level.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 2
Type Title Date
* Data sheet SN65LVDS95-EP LVDS SERDES Transmitter datasheet (Rev. A) 24 Sep 2009
* VID SN65LVDS95-EP VID V6204643 21 Jun 2016

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
Package Pins CAD symbols, footprints & 3D models
TSSOP (DGG) 48 Ultra Librarian

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos