1:4 Ultra Low Jitter Crystal-In Clock Generator - CDCM61004

CDCM61004 (ACTIVE)

1:4 Ultra Low Jitter Crystal-In Clock Generator

Recommended alternative parts

  • CDCM61001  - The device has the SAME FUNCTIONALITY and PINOUT as the compared device but is NOT an exact equivalent.   The same pin-pin compatible family with different number of outputs
  • CDCM61002  - The device has the SAME FUNCTIONALITY and PINOUT as the compared device but is NOT an exact equivalent.   The same pin-pin compatible family with different number of outputs
  • CDCE62005  - The device has SIMILAR FUNCTIONALITY but is not functionally equivalent to the compared device.   CDCSM6100x performs a subset function of CDCE62005 with more easy to use feature

Description

The CDCM61004 is a highly versatile, low-jitter frequency synthesizer that can generate four low-jitter clock outputs, selectable between low-voltage positive emitter coupled logic (LVPECL), low-voltage differential signaling (LVDS), or low-voltage complementary metal oxide semiconductor (LVCMOS) outputs, from a low-frequency crystal ot LVCMOS input for a variety of wireline and data communication applications. The CDCM61004 features an onboard PLL that can be easily configured solely through control pins. The overall output random jitter performance is less than 1ps, RMS (from 10 kHz to 20 MHz), making this device a perfect choice for use in demanding applications such as SONET, Ethernet, Fibre Channel, and SAN. The CDCM61004 is available in a small, 32-pin,  5-mm × 5-mm QFN package.

The CDCM61004 is a high-performance, low phase noise, fully-integrated voltage-controlled oscillator (VCO) clock synthesizer with four universal output buffers that can be configured to be LVPECL, LVDS, or LVCMOS compatible. Each universal output can also be converted to two LVCMOS outputs. Additionally, an LVCMOS bypass output clock is available in an output configuration which can help with crystal loading in order to achieve an exact desired input frequency. It has one fully-integrated, low-noise, LC-based VCO that operates in the 1.75 GHz to 2.05 GHz range.

The phase-locked loop (PLL) synchronizes the VCO with respect to the input, which can either be a low-frequency crystal. The output share an output divider sourced from the VCO core. All device settings are managed through a control pin structure, which has two pins that control the prescaler and feedback divider, three pins that control the output divider, two pins that control the output type, and one pin that controls the output enable. Any time the PLL settings (including the input frequency, prescaler divider, or feedback divider) are altered, a reset must be issued through the Reset control pin (active low for device reset). The reset initiates a PLL recalibration process to ensure PLL lock. When the device is in reset, the outputs and dividers are turned off.

The output frequency (fOUT) is proportional to the frequency of the input clock (fIN). The feedback divider, output divider, and VCO frequency set fOUT with respect to fIN. For a configuration setting for common wireline and datacom applications, refer to . For other applications, use to calculate the exact crystal oscillator frequency required for the desired output.

The output divider can be chosen from 1, 2, 3, 4, 6, or 8 through the use of control pins. Feedback divider and prescaler divider combinations can be chosen from 25 and 3, 24 and 3, 20 and 4, or 15 and 5, respectively, also through the use of control pins. shows a high-level block diagram of the CDCM61004.

The device operates in a 3.3-V supply environment and is characterized for operation from –40°C to +85°C.

Features

  • One Crystal/LVCMOS Reference Input Including 24.8832 MHz, 25 MHz, and 26.5625 MHz
  • Input Frequency Range: 21.875 MHz to 28.47 MHz
  • On-Chip VCO Operates in Frequency Range of 1.75 GHz to 2.05 GHz
  • 4x Output Available:
    • Pin-Selectable Between LVPECL, LVDS, or 2-LVCMOS; Operates at 3.3 V
  • LVCMOS Bypass Output Available
  • Output Frequency Selectable by /1, /2, /3, /4, /6, /8 from a Single Output Divider
  • Supports Common LVPECL/LVDS Output Frequencies:
    • 62.5 MHz, 74.25 MHz, 75 MHz, 77.76 MHz, 100 MHz, 106.25 MHz, 125 MHz, 150 MHz,
      155.52 MHz, 156.25 MHz, 159.375 MHz, 187.5 MHz, 200 MHz, 212.5 MHz, 250 MHz,
      311.04 MHz, 312.5 MHz, 622.08 MHz, 625 MHz
  • Supports Common LVCMOS Output Frequencies:
    • 62.5 MHz, 74.25 MHz, 75 MHz, 77.76 MHz, 100 MHz, 106.25 MHz, 125 MHz, 150 MHz,
      155.52 MHz, 156.25 MHz, 159.375 MHz, 187.5 MHz, 200 MHz, 212.5 MHz, 250 MHz
  • Output Frequency Range: 43.75 MHz to 683.264 MHz
  • Internal PLL Loop Bandwidth: 400 kHz
  • High-Performance PLL Core:
    • Phase Noise typically at –146 dBc/Hz at 5-MHz Offset for 625-MHz LVPECL Output
    • Random Jitter typically at 0.509 ps, RMS (10 kHz to 20 MHz) for 625-MHz LVPECL Output
  • Output Duty Cycle Corrected to 50% (± 5%)
  • Low Output Skew of 30 ps on LVPECL Outputs
  • Divider Programming Using Control Pins:
    • Two Pins for Prescaler/Feedback Divider
    • Three Pins for Output Divider
    • Two Pins for Output Select
  • Chip Enable Control Pin Available
  • 3.3-V Core and I/O Power Supply
  • Industrial Temperature Range: –40°C to +85°C
  • 5-mm × 5-mm, 32-pin, QFN (RHB) Package
  • ESD Protection Exceeds 2 kV (HBM)
  • APPLICATIONS
    • Low Jitter Clock Driver for High-End Datacom Applications Including SONET,
      Ethernet, Fibre Channel, Serial ATA, and HDTV
    • Cost-Effective High-Frequency Crystal Oscillator Replacement

All other trademarks are the property of their respective owners

View more

Parametrics Compare all products in Low Jitter <1psec RMS

 
Input Level
No. of Outputs
Output Frequency (Max) (MHz)
Output Level
Pin/Package
Approx. Price (US$)
Operating Temperature Range (C)
Special Features
VCC Out (V)
VCC Core (V)
Programmability
CDCM61004 CDCE62002 CDCE62005 CDCM61001 CDCM61002
LVPECL
LVDS
LVCMOS
XTAL    
LVPECL
LVDS
LVCMOS    
LVPECL
LVDS
LVCMOS    
Crystal
LVCMOS    
Crystal
LVCMOS    
3     2     5     1     4    
100     1175     1175     683.28     683.28    
LVPECL
LVDS
LVCMOS    
LVPECL
LVDS
LVCMOS    
LVPECL
LVDS
LVCMOS    
LVPECL
LVDS
LVCMOS    
LVPECL
LVDS
LVCMOS    
32VQFN     32VQFN     48VQFN     32VQFN     32VQFN    
3.55 | 1ku     6.60 | 1ku     7.50 | 1ku     2.40 | 1ku     2.80 | 1ku    
  -40 to 85     -40 to 85        
3.3V Vcc/Vdd     Design Tool Available     Design Tool Available     Pin Programming     Pin Programming    
3.3     3.3     3.3     3.3     3.3    
3.3     3.3     3.3       3.3    
Pin configuration     EEPROM
SPI    
EEPROM
SPI    
Pin configuration     Pin configuration    

Featured tools and software

WEBENCH® Clock Architect - CDCM61004
 
Input Frequency
 
MHz
Output Frequency
 
MHz
MHz
MHz
 
 

What is Clock Architect?

Click Here