Produktdetails

Digital audio interface DSP, SMART TDM Analog inputs 3 Analog outputs 1 Sampling rate (max) (kHz) 26 Rating Catalog ADC SNR (typ) (dB) 84 DAC SNR (typ) (dB) 92 Operating temperature range (°C) -40 to 85
Digital audio interface DSP, SMART TDM Analog inputs 3 Analog outputs 1 Sampling rate (max) (kHz) 26 Rating Catalog ADC SNR (typ) (dB) 84 DAC SNR (typ) (dB) 92 Operating temperature range (°C) -40 to 85
TSSOP (DBT) 30 49.92 mm² 7.8 x 6.4
  • C54x Software Driver Available
  • 16-Bit Oversampling Sigma-Delta A/D Converter
  • 16-Bit Oversampling Sigma-Delta D/A Converter
  • Support Maximum Master Clock of 100 MHz to Allow DSPs Output Clock to Be Used as Master Clock
  • Selectable FIR/IIR Filter With Bypassing Option
  • Programmable Sampling Rate up to:
    • Max 26 KSPS With On-Chip IIR/FIR Filter
    • Max 104 KSPS With IIR/FIR Bypassed
  • On-Chip FIR Produced 84-dB SNR for ADC and 91-dB SNR for DAC Over 13-kHz BW
  • External DSPs IIR/FIR for a Final Sampling Rate of 8 Ksps (IIR/FIR Bypassed) Produced 87-dB SNR for ADC and 92-dB SNR for DAC.
  • Smart Time Division Multiplexed Serial Port (SMARTDM)
    • Glueless 4-Wire Interface to DSP
    • Automatic Cascade Detection (ACD) Self-Generates Master/Slave Device Addresses
    • Programming Mode to Allow On-the-Fly Reconfiguration
    • Continuous Data Transfer Mode to Support DSP’s DMA/Autobuffering Mode
    • Turbo Mode to Maximize Bit Clock for Faster Data Transfer and Higher Data Bandwidth
    • Total Number of Time Slots Dynamically Proportional to Number of Codecs in the Cascade to Eliminate Unused Time Slots and Optimize DSP Memory Allocation
    • Allows up to 16 Codecs to Be Connected to a Single Serial Port
  • Host Port
    • 2-Wire Interface
    • Selectable I2C or S2C
  • Differential and Single-Ended Analog Input/Output
  • Built-In Functions:
    • Sidetone
    • Antialiasing Filter (AAF)
    • Programmable Input and Output Gain Control (PGA)
    • Microphone Amplifiers
    • Power Management With Hardware/Software Power-Down Modes 30 uW
  • Separate Software Control for ADC and DAC Power Down
  • Fully Compatible With TI C54x DSP Power Supplies
    • 1.65-V–1.95-V Digital Core Power
    • 1.1-V–3.6-V Digital I/O
    • 2.7-V–3.6-V Analog
  • Power Dissipation (PD) 10 mW at 3 V in Standard Operation
  • Internal Reference Voltage (Vref)
  • 2s Complement Data Format
  • Test Mode Which Includes Digital Loopback and Analog Loopback

SMARTDM is a trademark of Texas Instruments.

NOTE: This product temporarily requires a waiver signed by the customer before orders can be shipped. A product notification sheet is provided in the data sheets. Please send email to shipping-waivers@list.ti.com for details.

  • C54x Software Driver Available
  • 16-Bit Oversampling Sigma-Delta A/D Converter
  • 16-Bit Oversampling Sigma-Delta D/A Converter
  • Support Maximum Master Clock of 100 MHz to Allow DSPs Output Clock to Be Used as Master Clock
  • Selectable FIR/IIR Filter With Bypassing Option
  • Programmable Sampling Rate up to:
    • Max 26 KSPS With On-Chip IIR/FIR Filter
    • Max 104 KSPS With IIR/FIR Bypassed
  • On-Chip FIR Produced 84-dB SNR for ADC and 91-dB SNR for DAC Over 13-kHz BW
  • External DSPs IIR/FIR for a Final Sampling Rate of 8 Ksps (IIR/FIR Bypassed) Produced 87-dB SNR for ADC and 92-dB SNR for DAC.
  • Smart Time Division Multiplexed Serial Port (SMARTDM)
    • Glueless 4-Wire Interface to DSP
    • Automatic Cascade Detection (ACD) Self-Generates Master/Slave Device Addresses
    • Programming Mode to Allow On-the-Fly Reconfiguration
    • Continuous Data Transfer Mode to Support DSP’s DMA/Autobuffering Mode
    • Turbo Mode to Maximize Bit Clock for Faster Data Transfer and Higher Data Bandwidth
    • Total Number of Time Slots Dynamically Proportional to Number of Codecs in the Cascade to Eliminate Unused Time Slots and Optimize DSP Memory Allocation
    • Allows up to 16 Codecs to Be Connected to a Single Serial Port
  • Host Port
    • 2-Wire Interface
    • Selectable I2C or S2C
  • Differential and Single-Ended Analog Input/Output
  • Built-In Functions:
    • Sidetone
    • Antialiasing Filter (AAF)
    • Programmable Input and Output Gain Control (PGA)
    • Microphone Amplifiers
    • Power Management With Hardware/Software Power-Down Modes 30 uW
  • Separate Software Control for ADC and DAC Power Down
  • Fully Compatible With TI C54x DSP Power Supplies
    • 1.65-V–1.95-V Digital Core Power
    • 1.1-V–3.6-V Digital I/O
    • 2.7-V–3.6-V Analog
  • Power Dissipation (PD) 10 mW at 3 V in Standard Operation
  • Internal Reference Voltage (Vref)
  • 2s Complement Data Format
  • Test Mode Which Includes Digital Loopback and Analog Loopback

SMARTDM is a trademark of Texas Instruments.

NOTE: This product temporarily requires a waiver signed by the customer before orders can be shipped. A product notification sheet is provided in the data sheets. Please send email to shipping-waivers@list.ti.com for details.

The TLV320AIC15 implements the smart time division multiplexed serial port (SMARTDM™). This is TI’s design innovation to optimize DSP performance with its most advanced synchronous serial port in TDM format for glue-free interface to popular DSPs (i.e., C5x, C6x) and microcontrollers. The SMARTDM supports both continuous data transfer mode and on-the-fly reconfiguration programming mode. SMARTDM maximizes the bandwidth of data transfer between the TLV320AIC15 DSP codec and the DSP. In normal operation, it automatically detects the number of codecs in the serial interface and adjusts the number of time slots to match the number of codecs so that no time slot in the TDM frame is wasted. In the turbo mode, it maintains the same number of time slots but maximizes the bit transferred rate to 25 MHz to give the DSP more bandwidth to process other tasks in the same sampling period. The SMARTDM technology allows up to 16 codecs to share a single 4-wire serial bus.

The TLV320AIC15 also provides a flexible host port. The host port interface is a two-wire serial interface that can be programmed to be either an industrial standard I2C or a simple S2C (start-stop communication protocol).

The TLV320AIC15 also integrates all of the critical functions needed for most voice-band applications including MIC preamp, handset/headset preamps, antialiasing filter (AAF), input/output programmable gain amplifier (PGA), and selectable low-pass IIR/FIR filters.

The TLV320AIC15 implements an extensive power management; including device power-down, independent software control for turning off ADC, DAC, op-amps, and IIR/FIR filter (bypassable) to maximize system power conservation. The TLV320AIC15 consumes only 10 mW at 3 V.

The TLV320AIC15’s low power operation from 2.7-V to 3.6-V for analog and I/O and 1.65 V to 1.95 V for digital core power supplies, along with extensive power management, make it ideal for portable applications including wireless accessories, hands free car kits, VOIP, cable modem, and speech processing. Its low group delay characteristic makes it suitable for single or multichannel active control applications.

The wide range of low-voltage I/O (1.1 V–3.6 V) enables the AIC15 to interface with a single power supply, or with dual power supplies for mixed low-voltage DSP systems such as the TMS320UC54x. This feature eliminates the need for external level-shifting and reduces power consumption.

The TLV320AIC15 is characterized for commercial operation from 0°C to 70°C and industrial operation from –40°C to 85°C.

The TLV320AIC15 implements the smart time division multiplexed serial port (SMARTDM™). This is TI’s design innovation to optimize DSP performance with its most advanced synchronous serial port in TDM format for glue-free interface to popular DSPs (i.e., C5x, C6x) and microcontrollers. The SMARTDM supports both continuous data transfer mode and on-the-fly reconfiguration programming mode. SMARTDM maximizes the bandwidth of data transfer between the TLV320AIC15 DSP codec and the DSP. In normal operation, it automatically detects the number of codecs in the serial interface and adjusts the number of time slots to match the number of codecs so that no time slot in the TDM frame is wasted. In the turbo mode, it maintains the same number of time slots but maximizes the bit transferred rate to 25 MHz to give the DSP more bandwidth to process other tasks in the same sampling period. The SMARTDM technology allows up to 16 codecs to share a single 4-wire serial bus.

The TLV320AIC15 also provides a flexible host port. The host port interface is a two-wire serial interface that can be programmed to be either an industrial standard I2C or a simple S2C (start-stop communication protocol).

The TLV320AIC15 also integrates all of the critical functions needed for most voice-band applications including MIC preamp, handset/headset preamps, antialiasing filter (AAF), input/output programmable gain amplifier (PGA), and selectable low-pass IIR/FIR filters.

The TLV320AIC15 implements an extensive power management; including device power-down, independent software control for turning off ADC, DAC, op-amps, and IIR/FIR filter (bypassable) to maximize system power conservation. The TLV320AIC15 consumes only 10 mW at 3 V.

The TLV320AIC15’s low power operation from 2.7-V to 3.6-V for analog and I/O and 1.65 V to 1.95 V for digital core power supplies, along with extensive power management, make it ideal for portable applications including wireless accessories, hands free car kits, VOIP, cable modem, and speech processing. Its low group delay characteristic makes it suitable for single or multichannel active control applications.

The wide range of low-voltage I/O (1.1 V–3.6 V) enables the AIC15 to interface with a single power supply, or with dual power supplies for mixed low-voltage DSP systems such as the TMS320UC54x. This feature eliminates the need for external level-shifting and reduces power consumption.

The TLV320AIC15 is characterized for commercial operation from 0°C to 70°C and industrial operation from –40°C to 85°C.

Herunterladen Video mit Transkript ansehen Video

Technische Dokumentation

star =Von TI ausgewählte Top-Empfehlungen für dieses Produkt
Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 6
Typ Titel Datum
* Data sheet SMARTDM? Low Power, Low Voltage, 1.1-V to 3.6-V I/O 16-Bit, 26-KSPS Codec datasheet (Rev. A) 03 Mai 2002
* Errata TLV320AIC12/13/14/15 Errata 09 Jan 2004
Application note Common Sample Rate Selection For TLV320AIC12/13/14/15/20/21/24/25 Codecs 30 Apr 2003
Application note Interfacing the TLV320AIC12/13/14/15 Codec to the TMS320C5402? DSP 24 Okt 2002
User guide DSP - CODEC Development Platform 26 Sep 2002
Application note TLV320AIC12/13/14/15 CODEC Operating Under Stand-Alone Slave Mode 16 Mai 2002

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Simulationstool

PSPICE-FOR-TI — PSpice® für TI Design-und Simulationstool

PSpice® für TI ist eine Design- und Simulationsumgebung, welche Sie dabei unterstützt, die Funktionalität analoger Schaltungen zu evaluieren. Diese voll ausgestattete Design- und Simulationssuite verwendet eine analoge Analyse-Engine von Cadence®. PSpice für TI ist kostenlos erhältlich und (...)
Gehäuse Pins Herunterladen
TSSOP (DBT) 30 Optionen anzeigen

Bestellen & Qualität

Beinhaltete Information:
  • RoHS
  • REACH
  • Bausteinkennzeichnung
  • Blei-Finish/Ball-Material
  • MSL-Rating / Spitzenrückfluss
  • MTBF-/FIT-Schätzungen
  • Materialinhalt
  • Qualifikationszusammenfassung
  • Kontinuierliches Zuverlässigkeitsmonitoring
Beinhaltete Information:
  • Werksstandort
  • Montagestandort

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​

Videos