Home Interface High-speed SerDes FPD-Link SerDes

DS90UR241-Q1

ACTIVE

5-43MHz DC-Balanced 24-Bit FPD-Link II Serializer - Automotive Grade

DS90UR241-Q1

ACTIVE

Product details

Function Serializer Color depth (bpp) 18 Input compatibility LVCMOS Output compatibility FPD-Link LVDS Features Low-EMI Point-to-Point Communication Applications In-vehicle Infotainment (IVI) EMI reduction LVDS Diagnostics BIST Rating Automotive Operating temperature range (°C) -40 to 105
Function Serializer Color depth (bpp) 18 Input compatibility LVCMOS Output compatibility FPD-Link LVDS Features Low-EMI Point-to-Point Communication Applications In-vehicle Infotainment (IVI) EMI reduction LVDS Diagnostics BIST Rating Automotive Operating temperature range (°C) -40 to 105
TQFP (PFB) 48 81 mm² 9 x 9
  • Supports displays with 18-bit color depth
  • 5MHz to 43MHz Pixel clock
  • Automotive-grade product AEC-Q100 grade 2 qualified
  • 24:1 Interface compression
  • Embedded clock with DC balancing supports AC-coupled data transmission
  • Capable to drive up to 10 meters shielded twisted-pair cable
  • No reference clock required (deserializer)
  • Meets ISO 10605 ESD – greater than 8kV HBM ESD structure
  • Hot plug support
  • EMI reduction – serializer accepts spread spectrum input; data randomization and shuffling on serial link; deserializer provides adjustable PTO (Progressive Turnon) LVCMOS outputs
  • @Speed BIST (Built-In Self-Test) to validate LVDS transmission path
  • Individual power-down controls for both transmitter and receiver
  • Power supply range 3.3V ±10%
  • 48-pin TQFP package for transmitter and 64-pin TQFP package for receiver
  • Temperature range: –40°C to 105°C
  • Backward-compatible mode with DS90C241/DS90C124
  • Supports displays with 18-bit color depth
  • 5MHz to 43MHz Pixel clock
  • Automotive-grade product AEC-Q100 grade 2 qualified
  • 24:1 Interface compression
  • Embedded clock with DC balancing supports AC-coupled data transmission
  • Capable to drive up to 10 meters shielded twisted-pair cable
  • No reference clock required (deserializer)
  • Meets ISO 10605 ESD – greater than 8kV HBM ESD structure
  • Hot plug support
  • EMI reduction – serializer accepts spread spectrum input; data randomization and shuffling on serial link; deserializer provides adjustable PTO (Progressive Turnon) LVCMOS outputs
  • @Speed BIST (Built-In Self-Test) to validate LVDS transmission path
  • Individual power-down controls for both transmitter and receiver
  • Power supply range 3.3V ±10%
  • 48-pin TQFP package for transmitter and 64-pin TQFP package for receiver
  • Temperature range: –40°C to 105°C
  • Backward-compatible mode with DS90C241/DS90C124

The DS90URxxx-Q1 chipset translates a 24-bit parallel bus into a fully transparent data/control FPD-Link II LVDS serial stream with embedded clock information. This chipset is designed for driving graphical data to displays requiring 18-bit color depth: RGB666 + HS, VS, DE + three additional general-purpose data channels. This single serial stream simplifies transferring a 24-bit bus over PCB traces and cable by eliminating the skew problems between parallel data and clock paths. The device saves system cost by narrowing data paths that in turn reduce PCB layers, cable width, and connector size and pins.

The DS90URxxx-Q1 incorporates FPD-Link II LVDS signaling on the high-speed I/O. FPD-Link II LVDS provides a low-power and low-noise environment for reliably transferring data over a serial transmission path. By optimizing the Serializer output edge rate for the operating frequency range, EMI is further reduced.

In addition, the device features pre-emphasis to boost signals over longer distances using lossy cables. Internal DC-balanced encoding and decoding is used to support AC-coupled interconnects. Using TI’s proprietary random lock, the parallel data of the Serializer are randomized to the Deserializer without the need of REFCLK.

The DS90URxxx-Q1 chipset translates a 24-bit parallel bus into a fully transparent data/control FPD-Link II LVDS serial stream with embedded clock information. This chipset is designed for driving graphical data to displays requiring 18-bit color depth: RGB666 + HS, VS, DE + three additional general-purpose data channels. This single serial stream simplifies transferring a 24-bit bus over PCB traces and cable by eliminating the skew problems between parallel data and clock paths. The device saves system cost by narrowing data paths that in turn reduce PCB layers, cable width, and connector size and pins.

The DS90URxxx-Q1 incorporates FPD-Link II LVDS signaling on the high-speed I/O. FPD-Link II LVDS provides a low-power and low-noise environment for reliably transferring data over a serial transmission path. By optimizing the Serializer output edge rate for the operating frequency range, EMI is further reduced.

In addition, the device features pre-emphasis to boost signals over longer distances using lossy cables. Internal DC-balanced encoding and decoding is used to support AC-coupled interconnects. Using TI’s proprietary random lock, the parallel data of the Serializer are randomized to the Deserializer without the need of REFCLK.

Download View video with transcript Video

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

SERDESUR-43USB — Evaluation Kit for DS90UR241 DS90UR124 Serializer and Deserializer Chipset

The SERDESUR-43 is an evaluation kit designed to demonstrate performance and capabilities of the DS90UR124 and DS90UR241 FPD-Link II Serializer/Deserializer Chipset.

The DS90UR241 Serializer board accepts LVCMOS input signals and provides single serialized FPD-LInk II LVDS data pair as an output. (...)

User guide: PDF
Not available on TI.com
Simulation model

DS90UR241 IBIS Model

SNLM026.ZIP (7 KB) - IBIS Model
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
Reference designs

TIDA-00137 — WVGA Digital Video SerDes for Automotive TFT LCD Displays w/ DVP Interface

The TIDA-00137 reference design is a high speed serial video interface to connect a remote automotive WVGA TFT LCD display with DVP (LVCMOS) Interface to a video processing system. It uses TIs FPD-Link II SerDes technology to transmit uncompressed video data over shielded twisted pair cable. (...)
Design guide: PDF
Schematic: PDF
Package Pins CAD symbols, footprints & 3D models
TQFP (PFB) 48 Ultra Librarian

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos