Inicio Gestión de la energía Referencias de tensión Referencias de tensión en serie
Inicio
Gestión de la energía
Referencias de tensión
Referencias de tensión en serie

REF6050

ACTIVO

Referencia de tensión de alta precisión de 5 V y 5 ppm/°C con búfer integrado y pin de activación

Haga su pedido ahora
Hoja de datos

REF6050

ACTIVO
Hoja de datos Haga su pedido ahora

Detalles del producto

VO (V) 5 Initial accuracy (max) (%) 0.05 Temp coeff (max) (ppm/°C) 5 Vin (min) (V) 5.3 Vin (max) (V) 5.5 Iq (typ) (mA) 0.83 Rating Catalog Features Integrated low-output impedance buffer LFN 0.1 to 10 Hz (typ) (µVPP) 15 Iout/Iz (max) (mA) 3 Operating temperature range (°C) -40 to 125 Shutdown current (ISD) (typ) (µA) 1
VO (V) 5 Initial accuracy (max) (%) 0.05 Temp coeff (max) (ppm/°C) 5 Vin (min) (V) 5.3 Vin (max) (V) 5.5 Iq (typ) (mA) 0.83 Rating Catalog Features Integrated low-output impedance buffer LFN 0.1 to 10 Hz (typ) (µVPP) 15 Iout/Iz (max) (mA) 3 Operating temperature range (°C) -40 to 125 Shutdown current (ISD) (typ) (µA) 1
VSSOP (DGK) 8 14.7 mm² 3 x 4.9
  • Excellent Temperature Drift Performance
    • 5 ppm/°C (max) from –40°C to +125°C
  • Extremely Low Noise
    • Total Noise: 5 µVRMS With 47-µF Capacitor
    • 1/f Noise (0.1 Hz to 10 Hz): 3 µVPP/V
  • Integrated ADC Drive Buffer
    • Low Output Impedance: < 50 mΩ (0-200 kHz)
    • First Sample Precise to 18 Bits With ADS8881
    • Enables Burst-Mode DAQ Systems
  • Low Supply Current: 820 µA
  • Low Shutdown Current: 1 µA
  • High Initial Accuracy: ±0.05%
  • Very-Low Noise and Distortion
    • SNR: 100.5 dB, THD: –125 dB (ADS8881)
    • SNR: 106 dB, THD: –120 dB (ADS127L01)
  • Output Current Drive: ±4 mA
  • Programmable Short-Circuit Current
  • Verified to Drive REF Pin of ADS88xx family of SAR ADCs and ADS127xx family of Wideband ΔΣ ADCs
  • Excellent Temperature Drift Performance
    • 5 ppm/°C (max) from –40°C to +125°C
  • Extremely Low Noise
    • Total Noise: 5 µVRMS With 47-µF Capacitor
    • 1/f Noise (0.1 Hz to 10 Hz): 3 µVPP/V
  • Integrated ADC Drive Buffer
    • Low Output Impedance: < 50 mΩ (0-200 kHz)
    • First Sample Precise to 18 Bits With ADS8881
    • Enables Burst-Mode DAQ Systems
  • Low Supply Current: 820 µA
  • Low Shutdown Current: 1 µA
  • High Initial Accuracy: ±0.05%
  • Very-Low Noise and Distortion
    • SNR: 100.5 dB, THD: –125 dB (ADS8881)
    • SNR: 106 dB, THD: –120 dB (ADS127L01)
  • Output Current Drive: ±4 mA
  • Programmable Short-Circuit Current
  • Verified to Drive REF Pin of ADS88xx family of SAR ADCs and ADS127xx family of Wideband ΔΣ ADCs

The REF6000 family of voltage references have an integrated low output impedance buffer that enable the user to directly drive the REF pin of precision data converters, while preserving linearity, distortion, and noise performance. Most precision SAR and Delta-Sigma ADCs, switch binary-weighted capacitors onto the REF pin during the conversion process. In order to support this dynamic load the output of the voltage reference must be buffered with a low-output impedance (high-bandwidth) buffer. The REF6000 family devices are well suited, but not limited, to drive the REF pin of the ADS88xx family of SAR ADCs, and ADS127xx family of delta-sigma ADCs, as well as other digital-to-analog converters (DACs).

The REF6000 family of voltage references are able to maintain an output voltage within 1LSB (18-bit) with minimal droop, even during the first conversion while driving the REF pin of the ADS8881. This feature is useful in burst-mode, event-triggered, equivalent-time sampling, and variable-sampling-rate data-acquisition systems. The REF60xx variants of REF6000 family specify a maximum temperature drift of just 5 ppm/°C and initial accuracy of 0.05% for both the voltage reference and the low output impedance buffer combined. For various temperature drift options in REF6000 family, see the Device Comparison Table.

The REF6000 family of voltage references have an integrated low output impedance buffer that enable the user to directly drive the REF pin of precision data converters, while preserving linearity, distortion, and noise performance. Most precision SAR and Delta-Sigma ADCs, switch binary-weighted capacitors onto the REF pin during the conversion process. In order to support this dynamic load the output of the voltage reference must be buffered with a low-output impedance (high-bandwidth) buffer. The REF6000 family devices are well suited, but not limited, to drive the REF pin of the ADS88xx family of SAR ADCs, and ADS127xx family of delta-sigma ADCs, as well as other digital-to-analog converters (DACs).

The REF6000 family of voltage references are able to maintain an output voltage within 1LSB (18-bit) with minimal droop, even during the first conversion while driving the REF pin of the ADS8881. This feature is useful in burst-mode, event-triggered, equivalent-time sampling, and variable-sampling-rate data-acquisition systems. The REF60xx variants of REF6000 family specify a maximum temperature drift of just 5 ppm/°C and initial accuracy of 0.05% for both the voltage reference and the low output impedance buffer combined. For various temperature drift options in REF6000 family, see the Device Comparison Table.
open-in-new Buscar otro/a Referencias de tensión en serie
Descargar Ver vídeo con transcripción Video

Productos similares que pueden interesarle

open-in-new Comparar alternativas
Misma funcionalidad con diferente configuración de pines que el dispositivo comparado
REF5050 ACTIVO Referencia de tensión de serie de precisión de 5 V, ruido de 3 µVpp/V y deriva de 3 ppm/°C Offers lower temperature drift and initial accuracy on both VREF and VBIAS.

Documentación técnica

star =Principal documentación para este producto seleccionada por TI
No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 5
Tipo Título Fecha
* Data sheet REF60xx High-Precision Voltage Reference With Integrated ADC Drive Buffer datasheet (Rev. B) PDF | HTML 29 ago 2016
E-book Voltage Supervisor and Reset ICs: Tips, Tricks and Basics 28 jun 2019
Circuit design Circuit to drive a switched capacitor reference input for high-precision devices 17 jun 2019
Circuit design DAC force and sense reference drive circuit 16 ene 2019
White paper Voltage-reference impact on total harmonic distortion 01 ago 2016

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Placa de evaluación

ADC128S102EVM — Módulo de evaluación de ADC128S102 para el convertidor analógico a digital SAR de 12 bits, ocho cana

The ADC128S102 evaluation module (EVM) is a platform for evaluating the operation and performance of the ADC128S102, a 12-bit, eight-channel, 1-MSPS, serial-interface, system activity report (SAR) analog-to-digital converter (ADC). The user can source an analog input and the user-friendly graphical (...)

Guía del usuario: PDF | HTML
No disponible en TI.com
Placa de evaluación

DIP-ADAPTER-EVM — Módulo de evaluación de adaptador DIP

Speed up your op amp prototyping and testing with the DIP-Adapter-EVM, which provides a fast, easy and inexpensive way to interface with small, surface-mount ICs. You can connect any supported op amp using the included Samtec terminal strips or wire them directly to existing circuits.

The (...)

Guía del usuario: PDF
No disponible en TI.com
Placa de evaluación

PLABS-SAR-EVM-PDK — Kit de demostración del rendimiento del módulo de evaluación ADC de TI Precision Labs (PDK)

PLABS-SAR-EVM-PDK is an experimental platform used in conjunction with TI Precision Labs videos to gain a deeper understanding of successive approximation register (SAR) analog-to-digital converter (ADC) circuits. The evaluation module (EVM) platform contains two channels for common SAR (...)

Guía del usuario: PDF
No disponible en TI.com
Placa de evaluación

REF6025EVM-PDK — Módulo de evaluación REF6025 de referencia de tensión

The REF6025EVM-PDK is a platform for evaluating the performance of the REF6025 voltage reference. The evaluation kit brings out the burst mode performance of the device which is a key feature of the device.
Guía del usuario: PDF
No disponible en TI.com
Modelo de simulación

PSpice Simulation Companion for DAC Force And Sense Reference Drive Circuit

SBOMBX7.ZIP (101 KB) - PSpice Model
Descargar
Modelo de simulación

REF6050 TINA-TI Reference Design

SBOM995.TSC (6462 KB) - TINA-TI Reference Design
Descargar
Modelo de simulación

REF6050 TINA-TI Transient Spice Model

SBOM994.ZIP (31 KB) - TINA-TI Spice Model
Descargar
Modelo de simulación

TINA-TI Simulation Companion for DAC Force And Sense Reference Drive Circuit (Rev. A)

SBAM412A.ZIP (69 KB) - TINA-TI Reference Design
Descargar
Herramienta de simulación

PSPICE-FOR-TI — PSpice® para herramienta de diseño y simulación de TI

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Solicitar
Diseños de referencia

TIDA-01057 — Diseño de referencia que maximiza el rango dinámico de señal para entrada diferencial real de 10 Vpp

This reference design is designed for high performance data acquisition(DAQ) systems to improve the dynamic range of 20 bit differential input ADCs. Many DAQ systems require the measurement capability at a wide FSR (Full Scale Range) in order to obtain sufficient signal dynamic range. Many earlier (...)
Design guide: PDF
Esquema: PDF
Diseños de referencia

TIDA-01053 — Diseño de referencia de controlador ADC que optimiza la THD, el ruido y SNR para la instrumentación

The TIDA-01053 is an ADC driver reference design to optimize the THD, noise and the full system SNR for the high dynamic range instrumentation. The high capacitive nature of the ADC input presents some unique challenges for driver design and part selection process to ensure stability, low noise, (...)
Design guide: PDF
Esquema: PDF
Diseños de referencia

TIDA-01052 — Diseño de referencia de controlador ADC que mejora la THD a escala completa mediante alimentación ne

The TIDA-01052 reference design aims to highlight system performance increases seen using a negative voltage rail on the analog front end driver amplifiers rather than ground. This concept is relative to all analog front ends, however this design is aimed specifically at automatic test equipment.
Design guide: PDF
Esquema: PDF
Paquete Pasadores Descargar
VSSOP (DGK) 8 Ver opciones
Se aplican los Términos y condiciones estándar de TI para los elementos de evaluación.

Pedidos y calidad

Información incluida:
  • RoHS
  • REACH
  • Marcado del dispositivo
  • Acabado de plomo/material de la bola
  • Clasificación de nivel de sensibilidad a la humedad (MSL) / reflujo máximo
  • Estimaciones de tiempo medio entre fallas (MTBF)/fallas en el tiempo (FIT)
  • Contenido del material
  • Resumen de calificaciones
  • Monitoreo continuo de confiabilidad
Información incluida:
  • Lugar de fabricación
  • Lugar de ensamblaje

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

Ver todos los temas del foro en inglés

El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

Si tiene preguntas sobre la calidad, el paquete o el pedido de productos de TI, consulte el soporte de TI. ​​​​​​​​​​​​​​

Videos