전원 관리 선형 및 저손실(LDO) 레귤레이터

LP3878-ADJ

활성

800mA, 16V, 조정 가능 저손실 전압 레귤레이터(활성화 지원)

이 제품의 최신 버전이 있습니다

open-in-new 대안 비교
비교 대상 장치보다 업그레이드된 기능을 지원하는 즉각적 대체품
TLV767 활성 조정 가능 및 고정 출력, 1A, 16V, 양극 전압 저손실(LDO) 선형 레귤레이터 Better PSRR
TPS7A47 활성 활성화를 지원하는 1A, 36V, 저잡음, 높은 PSRR, 저손실 전압 레귤레이터 Wider voltage range

제품 상세 정보

Output options Adjustable Output Iout (max) (A) 0.8 Vin (max) (V) 16 Vin (min) (V) 2.5 Vout (max) (V) 5.5 Vout (min) (V) 1 Noise (µVrms) 18 Iq (typ) (mA) 5.5 Thermal resistance θJA (°C/W) 43 Rating Catalog Load capacitance (min) (µF) 10 Regulated outputs (#) 1 Features Enable Accuracy (%) 3 PSRR at 100 KHz (dB) 35 Dropout voltage (Vdo) (typ) (mV) 475 Operating temperature range (°C) -40 to 125
Output options Adjustable Output Iout (max) (A) 0.8 Vin (max) (V) 16 Vin (min) (V) 2.5 Vout (max) (V) 5.5 Vout (min) (V) 1 Noise (µVrms) 18 Iq (typ) (mA) 5.5 Thermal resistance θJA (°C/W) 43 Rating Catalog Load capacitance (min) (µF) 10 Regulated outputs (#) 1 Features Enable Accuracy (%) 3 PSRR at 100 KHz (dB) 35 Dropout voltage (Vdo) (typ) (mV) 475 Operating temperature range (°C) -40 to 125
HSOIC (DDA) 8 29.4 mm² 4.9 x 6 WSON (NGT) 8 16 mm² 4 x 4
  • Input Supply Voltage: 2.5 V to 16V
  • Output Voltage Range: 1 V to 5.5 V
  • Designed for Use With Low-ESR Ceramic
    Capacitors
  • Very Low Output Noise
  • 8-Lead SO PowerPAD and WSON Surface-
    Mount Packages
  • < 10-µA Quiescent Current in Shutdown
  • Low Ground Pin Current at all Loads
  • Overtemperature and Overcurrent Protection
  • –40°C to 125°C Operating Junction Temperature
    Range
  • Input Supply Voltage: 2.5 V to 16V
  • Output Voltage Range: 1 V to 5.5 V
  • Designed for Use With Low-ESR Ceramic
    Capacitors
  • Very Low Output Noise
  • 8-Lead SO PowerPAD and WSON Surface-
    Mount Packages
  • < 10-µA Quiescent Current in Shutdown
  • Low Ground Pin Current at all Loads
  • Overtemperature and Overcurrent Protection
  • –40°C to 125°C Operating Junction Temperature
    Range

The LP3878-ADJ is an 800-mA, adjustable output, voltage regulator designed to provide high performance and low noise in applications requiring output voltages as low as 1 V.

Using an optimized VIP (Vertically Integrated PNP) process, the LP3878-ADJ delivers superior performance:

  • Ground Pin Current: Typically 5.5 mA at 800-mA load, and 180 µA at 100-µA load.
  • Low Power Shutdown: The LP3878-ADJ draws less than 10-µA quiescent current when the SHUTDOWN pin is pulled low.
  • Precision Output: Ensured output voltage accuracy is 1% at room temperature.
  • Low Noise: Broadband output noise is only 18 µV (typical) with a 10-nF bypass capacitor.

The LP3878-ADJ is an 800-mA, adjustable output, voltage regulator designed to provide high performance and low noise in applications requiring output voltages as low as 1 V.

Using an optimized VIP (Vertically Integrated PNP) process, the LP3878-ADJ delivers superior performance:

  • Ground Pin Current: Typically 5.5 mA at 800-mA load, and 180 µA at 100-µA load.
  • Low Power Shutdown: The LP3878-ADJ draws less than 10-µA quiescent current when the SHUTDOWN pin is pulled low.
  • Precision Output: Ensured output voltage accuracy is 1% at room temperature.
  • Low Noise: Broadband output noise is only 18 µV (typical) with a 10-nF bypass capacitor.

다운로드 스크립트와 함께 비디오 보기 동영상

기술 문서

star =TI에서 선정한 이 제품의 인기 문서
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하십시오.
모두 보기12
유형 직함 날짜
* Data sheet LP3878-ADJ Micropower 800-mA Low-Noise "Ceramic Stable" Adjustable Voltage Regulator for 1-V to 5-V Applications datasheet (Rev. D) PDF | HTML 2015/02/09
Application note A Topical Index of TI LDO Application Notes (Rev. F) 2019/06/27
Selection guide Power Management Guide 2018 (Rev. R) 2018/06/25
Selection guide Low Dropout Regulators Quick Reference Guide (Rev. P) 2018/03/21
Technical article How LDOs contribute to power efficiency PDF | HTML 2016/05/13
User guide AN-1409 LP3878-ADJ Evaluation Board (Rev. D) 2013/06/02
Application note AN-2145 Power Considerations for SDI Products (Rev. B) 2013/04/26
Application note AN-2146 Power Design for SDI and Other Noise-Sensitive Devices (Rev. A) 2013/04/26
Application note AN-1950 Silently Powering Low Noise Applications (Rev. A) 2013/04/22
User guide High-IF Sub-sampling Receiver Subsystem User Guide 2012/01/27
User guide SP16130CH4RB Low IF Receiver Reference Design User Guide 2012/01/27
White paper Using Power to Improve Signal-Path Performance 2006/08/01

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

시뮬레이션 모델

LP3878-ADJ PSpice Transient Model (Rev. A)

SNVMBD2A.ZIP (669 KB) - PSpice Model
시뮬레이션 모델

LP3878-ADJ Unencrypted PSpice Transient Model (Rev. A)

SNVMBD1A.ZIP (2 KB) - PSpice Model
레퍼런스 디자인

TIDA-00360 — 16비트 ADC 및 100MHz IF 대역폭을 지원하는 700–2700MHz 듀얼 채널 수신기 레퍼런스 디자인

The increasing demand on wireless networks to provide faster data links to customers has driven transceiver hardware to increasingly demanding performance with enough bandwidth to support the largest standardized multi-carrier frequency bands (with band aggregation in some cases) and enough (...)
Design guide: PDF
회로도: PDF
레퍼런스 디자인

TIDA-00531 — 동적 전압 스케일링 전원 공급 장치로 선형 레귤레이터 레퍼런스 디자인

The TIDA-00531 reference design features dynamic voltage scaling (DVS) as a power management solution to power CPU/DSP core voltages.
Design guide: PDF
회로도: PDF
레퍼런스 디자인

TIDA-00431 — 8GHz DC 커플링된 차동 증폭기를 사용하는 RF 샘플링 4GSPS ADC 레퍼런스 디자인

Wideband radio frequency (RF) receivers allow greatly increased flexibility in radio designs. The wide instantaneous bandwidth allows flexible tuning without changing hardware and the ability to capture multiple channels at widely separated frequencies.

This reference design describes a wideband RF (...)

Design guide: PDF
회로도: PDF
레퍼런스 디자인

TIDA-00988 — 160MHz 대역폭 무선 신호 테스터 레퍼런스 디자인

This reference design implements an IF subsystem for a standard wireless signal tester with an active balun-amplifier (LMH5401), LC bandpass filter, 16-bit ADC (ADC31JB68) and clock cleaner and generator PLL (LMK04828). Measurements using modulated signals demonstrate reception of the signal with (...)
Design guide: PDF
회로도: PDF
레퍼런스 디자인

TIDA-00597 — 클록 제너레이터를 위한 저잡음 전력 솔루션 레퍼런스 디자인

The TIDA-00597 can provide very low noise output power for clock generator.
Design guide: PDF
회로도: PDF
레퍼런스 디자인

TIDA-00432 — Xilinx 플랫폼을 사용하여 페이즈드 어레이 레이더 시스템을 위한 JESD204B 기가 샘플 ADC 동기화

This system level design shows how two ADC12J4000 evaluation modules (EVMs) can be synchronized together using a Xilinx VC707 platform. The design document describes the required hardware modifications and device configurations, including the clocking scheme. Example configuration files are shown (...)
Design guide: PDF
회로도: PDF
레퍼런스 디자인

TIDA-00353 — JESD204B 직렬 링크의 이퀄라이제이션 최적화 레퍼런스 디자인

Employing equalization techniques is an effective way of compensating for channel loss in JESD204B high speed serial interfaces for data converters. This reference design features the ADC16DX370, a dual 16-bit, 370 MSPS analog-to-digital converter (ADC) that utilizes de-emphasis equalization to (...)
Design guide: PDF
회로도: PDF
레퍼런스 디자인

TIDA-00153 — 고속 ADC를 사용하는 JESD204B 링크 지연 설계

JESD204B links are the latest trend in data-converter digital interfaces. These links take advantage of high-speed serial-digital technology to offer many compelling benefits including improved channel densities. This reference design addresses one of the challenges of adopting the new interface: (...)
Design guide: PDF
회로도: PDF
패키지 다운로드
HSOIC (DDA) 8 옵션 보기
WSON (NGT) 8 옵션 보기

주문 및 품질

포함된 정보:
  • RoHS
  • REACH
  • 디바이스 마킹
  • 납 마감/볼 재질
  • MSL 등급/피크 리플로우
  • MTBF/FIT 예측
  • 물질 성분
  • 인증 요약
  • 지속적인 신뢰성 모니터링
포함된 정보:
  • 팹 위치
  • 조립 위치

권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상