ADC32RF42
- 14-Bit, Dual-Channel, 1.5-GSPS ADC
- Noise Floor: –151.8 dBFS/Hz
- RF Input Supports Up to 4 GHz
- Aperture Jitter: 90 fS
- Channel Isolation: 95 dB at fIN = 1.8 GHz
- Spectral Performance (fIN = 950 MHz, –2 dBFS):
- SNR: 61.1 dBFS
- SFDR: 67-dBc HD2, HD3
- Spectral Performance (fIN = 1.85 GHz, –2 dBFS):
- SNR: 58.9 dBFS
- SFDR: 64-dBc HD2, HD3
- On-Chip Digital Down-Converters:
- Up to 4 DDCs (Dual-Band Mode)
- Up to 3 Independent NCOs per DDC
- On-Chip Input Clamp for Overvoltage Protection
- Programmable On-Chip Power Detectors With Alarm Pins for AGC Support
- On-Chip Dither
- On-Chip Input Termination
- Input Full-Scale: 1.35 VPP
- Support for Multi-Chip Synchronization
- JESD204B Interface:
- Subclass 1-Based Deterministic Latency
- 4 Lanes Per Channel Up to 12.5 Gbps
- Power Dissipation: 2 W/Ch at 1.5 GSPS
- 72-Pin VQFN Package (10 mm × 10 mm)
The ADC32RF42 device is a 14-bit, 1.5-GSPS, dual-channel, analog-to-digital converter (ADC) that supports RF sampling with input frequencies up to 4 GHz and beyond. Designed for high signal-to-noise ratio (SNR), the ADC32RF42 delivers a noise spectral density of –151.8 dBFS/Hz as well as dynamic range and channel isolation over a large input frequency range. The buffered analog input with on-chip termination provides uniform input impedance across a wide frequency range and minimizes sample-and-hold glitch energy.
Each ADC channel can be connected to a dual-band, digital down-converter (DDC) with up to three independent, 16-bit numerically-controlled oscillators (NCOs) per DDC for phase-coherent frequency hopping. Additionally, the ADC is equipped with front-end peak and RMS power detectors and alarm functions to support external automatic gain control (AGC) algorithms.
The ADC32RF42 supports the JESD204B serial interface with subclass 1-based deterministic latency using data rates up to 12.5 Gbps with up to four lanes per ADC. The device is offered in a 72-pin VQFN package (10 mm × 10 mm) and supports the industrial temperature range (–40°C to +85°C).
技術文件
類型 | 標題 | 日期 | ||
---|---|---|---|---|
* | Data sheet | ADC32RF42 Dual-Channel, 14-Bit, 1.5-GSPS, Analog-to-Digital Converter datasheet | PDF | HTML | 2017年 5月 16日 |
EVM User's guide | ADC32RFxxEVM User's Guide (Rev. E) | 2020年 1月 31日 | ||
Application note | Configuration Files for ADC32RF45, ADC32RF83, and ADC32RF80 (Rev. B) | 2017年 9月 5日 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
ADC32RF42EVM — ADC32RF42 雙通道 14 位元 1.5 GSPS 射頻取樣 ADC 評估模組
ADC32RF42 評估模組 (EVM) 展示了具有 JESD204B 介面的雙 1.5-GSPS 14 位元類比轉數位轉換器 (ADC) 的性能。此 EVM 包含 ADC32RF42 裝置,而且 LMK04828 與TI 電壓穩壓器會提供 JESD204B 時鐘計時功能,以提供必要的電壓。
ADC 各通道的輸入預設連接至變壓器輸入電路,其可連接至 50-Ω 單端訊號來源。時鐘參考輸入可透過變壓器輸入提供,並可連接至 50-Ω 單端時鐘來源。板載 LMK04828 可用於產生必要的 JESD204B 時鐘。透過板載 USB 連線和 Windows® 版 GUI (...)
TI-JESD204-IP — JESD204 快速設計 IP,適用連接到 TI 高速資料轉換器的 FPGA
FREQ-DDC-FILTER-CALC — RF-Sampling Frequency Planner, Analog Filter, and DDC Excel Calculator
This Excel calculator provides system designers a way to simplify the design and debugging of direct RF-sampling receivers. It offers three functions: frequency planning, analog filtering, and decimation filter spur location.
In the concept phase, a frequency-planning tool enables fine tuning of (...)
支援產品和硬體
產品
接收器
高速 ADC (≥10 MSPS)
射頻取樣收發器
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
封裝 | 引腳 | 下載 |
---|---|---|
VQFNP (RMP) | 72 | 檢視選項 |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 資格摘要
- 進行中可靠性監測
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。